

## Part 1: Sizing Chart Using ADT SA

### Design Specs:

1. PMOS Device
2.  $L = 1\ \mu m$
3. Supply =  $1.8\ V$
4. Current =  $10\ \mu A$

### Parameters needed:


1. Sizing ( $W$  &  $L$ )
2. Bias Point ( $V_{GS}$ )
3. Small signal parameters ( $g_m$ ,  $g_{ds}$ )

### Given information:

1.  $L = 1\ \mu m$
2.  $|A_v| \approx g_m r_o = 2/\lambda V_{ov}$  (knowing that  $g_m = 2V_{ov} ID$ , it's shown that the gain doesn't depend on  $r_o$  itself but the early voltage.)
3. The formula  $g_m = 2ID/V_{ov}$  is valid only for devices obeying square law which isn't the case for real MOSFETs.
4. We introduce a new parameter called V-star ( $V^*$ ) such that  $V^* = 2ID/g_m$ .
5. For a real MOSFET the gain is given by  $|A_v| \approx 2/\lambda V^*$ .
6.  $V^*$  is chosen to be  $200\ mV$ .

### Design steps:

1. We use  $W = 10\ \mu m$  &  $L = 1\ \mu m$  &  $V_{DS} = 0.9\ V$  and get the  $V_{GS}$  in the  $V^* = 200\ mV$
2. Using the values we make another sweep for  $V_{GS}$  from 0 to  $0.4 + V_{TH}$  with  $10\ mV$  steps.
3. Plot  $ID$ ,  $g_m$ , and  $g_{ds}$  vs  $V_{GS}$ .
4. Find their values at  $V_{GSQ}$ . Let's name these values  $ID_X$ ,  $g_{mX}$ , and  $g_{dsX}$ .




Vgs=941mv

The sweep 0:10m:(vth+0.4)

0:10m:1.32

Plot  $I_D$ ,  $g_m$ , and  $g_{ds}$  vs  $V_{GS}$ .



**Find their values at  $V_{GSQ}$ . Let's name these values  $ID_X$ ,  $gm_X$ , and  $gds_X$ .**

$$ID_Q = 10\mu A \quad ID_X = 5.051\mu A$$

1. calculate  $gm_Q$  and  $gds_Q$  using ratio and proportion (cross multiplication).

$$ID = \frac{ID_Q}{ID_X} = \frac{(gm)_Q}{(gm)_X} \gg gm_Q = \frac{50.63\mu * 10\mu}{5.051\mu} = 100.25\mu$$

$$ID = \frac{ID_Q}{ID_X} = \frac{(gds)_Q}{(gds)_X} \gg gds_Q = \frac{122.2n * 10\mu}{5.051n} = 241.98n$$


$$ID = \frac{ID_Q}{ID_X} = \frac{(\frac{W}{L})_Q}{(\frac{W}{L})_X} \gg L_Q = L_X \quad W_Q = \frac{10\mu * 10\mu}{5.051n} = 19.801\mu$$

$$r_o = 1/gds = 4.132 M\Omega$$

Parameter	value
W	19.801 $\mu$
L	1 $\mu$
V <sub>gs</sub>	940.1mv
gm	100.25 $\mu$
r <sub>o</sub>	4.132 M $\Omega$

## Part 2: CD Amplifier

### 1. OP (Operating Point) Analysis



```

No. of Data Rows : 1
binary raw file "lab4.raw"
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.xm1.m0
model       pmos_3p3.13
gm           0.000101537
gds          2.2985e-07
id           1e-05
vgs          0.940426
vth          0.784047
vds          0.940426
vdsat        0.153611
gmbs         4.79819e-05
cdb          -9.87145e-15
cgd          -1.41519e-17
cgs          -5.06278e-14
csb          -1.47829e-14
    
```



Id=. 1e-05	vgs=. 0.9419	vds=. 0.9419	vdsat=. 0.1536	vth=. 0.7855
	gm=. 0.0001015	gds=. 2.295e-07	gmbs=. 4.797e-05	


### 3) Check that the transistor operates in saturation.

Yes : the transistor in saturation  $v_{ds} \gg v_{dsat}$

## 2. AC Analysis

```
No. of Data Rows : 91  
peak1 = 5.487650e+00 at= 2.511886e+06  
binary raw file "lab4_ac.raw"  
ngspice 1 -> █
```





**2) Do you notice frequency domain peaking?**


Yes, there's a peaking in the frequency domain as shown in the previous plot, its value is 5.487 dB as evaluated in simulation.

```
peak1 = 5.487650e+00 at= 2.511886e+06
```

**3) Analytically calculate quality factor (use approximate expressions). Is the system underdamped or overdamped?**

$$Q \approx \sqrt{\frac{g_m(C_{gs} + C_{gd})R_{sig}}{Cl}} = 2.266 > 0.5, \text{ system is underdamped.}$$

### 3. Transient Analysis



#### Initial Transient Solution

Node	Voltage
vin	0
vout	0.938728
net1	0
vdd	1.8
v2#branch	-1e-05
v1#branch	0




No. of Data Rows : 1028

peak1 = 1.081701e+00 at= 2.181160e-06


overshoot = 4.602157e+00 at= 5.141160e-06

binary raw file "lab4\_tran.raw"

ngspice 1 ->







**2) Calculate the DC voltage difference (DC shift) between Vin and Vout.**

DC shift = 0.938V

```
vin      0
vout     0.938728
```

**• What is the relation between the DC shift and VGS of the transistor?**

DC shift  $\approx V_{GS}$ .

```
vgs      0.940426
```

**• How to shift the signal down instead of shifting it up?**

To make the shift down instead of up we should use NMOS device instead of PMOS device.

**3) Do you notice time domain ringing? How much is the overshoot?**

Yes, there's domain ringing and its value is.

$$\frac{\text{max-top}}{\text{top-mean}} * 100 = \frac{1.084 - 1.041}{1.041 - 0.941} * 100 = 43\%$$

as evaluated from simulation.

```
overshoot = 4.602157e+00 at= 5.141160e-06
```