

Analog IC Design – Cadence Tools

Lab 02

Common Source Amplifier

PART 1: Sizing Chart


1) We would like to design a resistive loaded CS amplifier that meets the specifications below. The design process involves selecting the sizing of the transistor (W and L), the bias point (V_{GS}), and the resistive load (R_D).

Design Specs:

DC gain = -8 and $I_D = 100\mu A$

Supply = $V_{DD} = 1.8V$


- i. $L = 2\mu m$ (Because there is no speed limit in the design specification, to avoid short channel effect)
- ii. $A_V = g_m \cdot R_D = 2V' \cdot R_D / V_{ov}$ $g_m = 2I_D / V_{ov}$ This shows that the reinforcement does not depend on R_D itself, but on the voltage drop across it.
- iii. Formula $g_m = 2I_D / V_{ov}$ Applies only to devices that obey the square law This is not true for real MOSFETs
- iv. $A_V = 2V_{RD} / V'$ and A_V and V_{RD} are known, we can determine the required V' value as follows: According to the design specification, $A_V = -8$ and V_{RD} is selected as $V_{DD}/2 = 1.8/2 = 0.9$, $V' = 2 \cdot 0.9/8 = 0.225V$
- v. We use $W = 10\mu$ $L = 2\mu$ $V_{DS} = 0.9V$ and make a sweep for V_{GS} from 0 to 0.9V with 10 mV steps and plot the I_D , V_{GS} .




vi. $V_{th} = 848mv \gg \gg$ sweep $V_{GS} 0:(0.4+0.848) \gg 0:0.1248$.

calculated from actual simulation data using the formula.

Plot the gm & gds and carse in the $V_{GS} = 848m$



And ID with VGS



$I_D \propto (L \& W)$ can be used to get the w

$$I_D = I_{DQ}/I_{DX} = (W/L) Q / (W/L) X \gg LQ = LX \quad I_D = I_{DQ}/I_{DX} = WQ/WX$$

$$\gg WQ = (100u/13.57u) * 10u = 73.69 \mu m$$

And g_m

$$g_m = (100u/13.57u) * 120.7u = 889.46u$$

Plot V_{*} and V_{ov} overlaid vs V_{GS} . Make sure the y-axis of both curves has the same range.

$$V_{RD} = V_{DD}/2 = 1.8/2 = 0.9 \quad I_{DQ} = 100uA$$

$$R_D = V_{RD}/I_{DQ} = 0.9/100 * 10^{-6} = 9K\Omega$$

$$r_o = 1/g_{ds} = 1/(255.9 * 10^{-9}) = 3.9077M\Omega$$


$$A_v = -g_m * (R_D || r_o) = -889.46u * \left(\frac{R_D * r_o}{R_D + r_o} \right) = -8.005 \gg \text{The error} = \frac{10 - 9.97}{10} = 19.9 \%$$

W	73.69 μm	ro	3.9077M Ω
L	2u m	RD	9K Ω
VGS	848mv	gm	889.4u
IDQ	100uA	Vov	
ID	13.57u	Vth	848m
AV	-8.005	V'	225mv

PART 2: CS Amplifier


1. OP and AC Analysis

1) Create a testbench for the resistive loaded CS amplifier using the V_{GSQ} , R_D , L , and W that you got from the previous part.



12) Simulate the DC OP. Report a snapshot for the key operating point (OP) parameters. Compare the results with the results you obtained in Part1.

```
Error: RHS "- gm * 9000" invalid
binary raw file "lab2.raw"
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m.xm1.m0
model       nmos_3p3.14
id          0.000102346
vgs         0.847998
vth         0.669554
vds         0.878884
vdsat       0.179757
gm          0.000914174
gds         1.91184e-06
```



$V_{gs1} = v_{gs2}$ $id_{q1} = 100\mu$ < $id_{q2} = 102.66\mu$ $gm_2 > gm_1$ $gds_2 > gds_1$

Compare r_o and R_D . Is the assumption of ignoring r_o justified in this case? Do you expect the error to remain the same if we use min L ?

R_D is small compared to r_o Parallel combinations dominate ($r_o || R_D$)

We should neglect the r_o .

If we use the minimum L , we might encounter short channel effects that become more pronounced.

$ID / V_{DS} = 1/r_o$ which means r_o decreases, causing the error from neglecting r_o to become larger.

Calculate the intrinsic gain of the transistor

$r_o = 1/g_{ds}$	521.3764 k Ω
------------------	---------------------


$$\text{intrinsic gain} = r_o * g_m = (914.1 * 10^{-6}) * (521.3764 * 10^3) = 476.53$$

5) Calculate the amplifier gain analytically. What is the relation (\ll , $<$, \approx , $>$, \gg) between the amplifier gain and the intrinsic gain?


$$\text{Gain of the amplifier } |Av| = g_m(R_D || r_o) = 914\mu * \left(\frac{R_D * r_o}{R_D + r_o}\right) = 8.2$$


Gain of the amplifier \ll intrinsic gain.

Create a new simulation configuration and run AC analysis (from 1Hz to 1GHz). Report the gain vs. frequency. Annotate the DC gain and make sure it meets the spec.




logX to vout





2. Gain Non-Linearity


1) Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to V_{DD} with 2mV step



2- Report V_{OUT} vs V_{IN} . Is the relation linear? Why?

No, the relationship is not linear because the device is a long channel device. This makes the square law relatively applicable, resulting in the transfer characteristic being approximately square in the saturation region.


3) Calculate the derivative of V_{OUT} using calculator. Plot the derivative vs V_{IN} . The derivative is itself. the small signal gains. Is the gain linear (independent of the input)? Why?




Not linear , the gain is dependent on g_m & r_o

4) Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10mV amplitude superimposed on the DC input voltage).

5) Create a new simulation configuration. Run transient simulation for 2ms. Plot g_m vs time. Does g_m vary with the input signal? What does that mean?





gm varies with the input signal level because it depends on the operating point of the transistor, which can vary with different input signals. This variation affects the overall gain of the circuit, making it dependent on the signal level rather than constant.

6) Is this amplifier linear? Comment.

No

As the gain, gm, Vout

Changes by the input signal which means the gain is a function of the input signal.

the amplifier should be the output signal = input signal + Zoom level.