
To make program run:

- 1) Open .qar file.
- 2) Compile project.
- 3) Open modelsim and compile all the files in the restored folder.
- 4) simulate MiniMips_w_instruction_tb.v file.
- 5) Press run button again until the program ends.

Instr	E3 E2 E1 E0 Opcode	F2 F1 F0 Func	P2 P1 P0 ALUop	Desired ALU action	C2 C1 C0 ALUctr	RegDst	ALUsrc	Memto Reg	Reg Wrt	Mem Read	Mem Write	Branch
AND	0000	000	000	AND	110	1	0	0	1	0	0	0
ADD	0000	001	000	ADD	000	1	0	0	1	0	0	0
SUB	0000	010	000	SUB	010	1	0	0	1	0	0	0
XOR	0000	011	000	XOR	001	1	0	0	1	0	0	0
NOR	0000	100	000	NOR	101	1	0	0	1	0	0	0
OR	0000	101	000	OR	111	1	0	0	1	0	0	0
ADDI	0001	XXX	001	ADD	000	0	1	0	1	0	0	0
ANDI	0010	XXX	010	AND	110	0	1	0	1	0	0	0
ORI	0011	XXX	011	OR	111	0	1	0	1	0	0	0
NORI	0100	XXX	100	NOR	101	0	1	0	1	0	0	0
BEQ	0101	XXX	101	SUB	010	х	0	х	0	0	0	1
BNE	0110	XXX	101	SUB	010	х	0	х	0	0	0	1
SLTI	0111	XXX	110	SLT	100	0	1	0	1	0	0	0
LW	1000	XXX	111	ADD	000	0	1	1	1	1	0	0
SW	1001	XXX	111	ADD	000	Х	1	Х	0	0	1	0



$$P0 = E3 + E1E0 + E2E1E0 + E2E1E0$$

= E3 + E1E0 + E1(E2E0 + E2E0)
= E3 + E1 E0 + E1(E2 = E0)

Main control testbench:

```
] initial begin
 opCode[3:0] = 4'b00000;
  func[2:0] = 3'b000;
  # `DELAY;
  opCode[3:0] = 4'b00000;
  func[2:0] = 3'b001;
  # `DELAY;
  opCode[3:0] = 4'b00000;
  func[2:0] = 3'b010;
  # `DELAY:
  opCode[3:0] = 4'b00000;
  func[2:0] = 3'b011;
  # `DELAY;
  opCode[3:0] = 4'b00000;
  func[2:0] = 3'b100;
  # `DELAY:
  opCode[3:0] = 4'b00000;
  func[2:0] = 3'b101;
  # `DELAY:
  opCode[3:0] = 4'b0001;
  # `DELAY;
  opCode[3:0] = 4'b0010;
  # `DELAY;
  opCode[3:0] = 4'b0011;
  #`DELAY;
  opCode[3:0] = 4'b0100;
  # `DELAY:
  opCode[3:0] = 4'b0101;
  # `DELAY:
 opCode[3:0] = 4'b0110;
  # `DELAY;
  opCode[3:0] = 4'b0111;
  # `DELAY;
  opCode[3:0] = 4'b1000;
  # `DELAY;
 opCode[3:0] = 4'b1001;
  # `DELAY;
NOTIN 64/5 Enti
vointon/> run

# time = 0, a =0, b=0, aluCtrl= 110,RegDst= 1,ALUSrc= 0,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 0

# time = 10, a =0, b=1, aluCtrl= 0,RegDst= 1,ALUSrc= 0,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 0

# time = 20, a =0, b=10, aluCtrl= 10,RegDst= 1,ALUSrc= 0,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 0

# time = 30, a =0, b=11, aluCtrl= 1,RegDst= 1,ALUSrc= 0,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 0
# time = 30, a =0, b=10 , aluCtrl= 1, RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 0
# time = 40, a =0, b=101 , aluCtrl= 101, RegDst= 1, ALUSrc= 0, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 0
# time = 50, a =0, b=101 , aluCtrl= 111, RegDst= 1, ALUSrc= 1, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 1
# time = 60, a =1, b=101 , aluCtrl= 10, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 1
# time = 70, a =10, b=101 , aluCtrl= 110, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 1
# time = 80, a =11, b=101 , aluCtrl= 111, RegDst= 0, ALUSrc= 1, MemtoReg= 0, RegWrt= 1, MemRead= 0, MemWrite= 0, Branch= 0, I TYPE: 1
 # time = 90, a =100, b=101, aluCtrl= 101,RegDst= 0,ALUSrc= 1,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 1
VSIM 648> run
volvious run

# time = 100, a =101, b=101, aluCtrl= 10,RegDst= 0,ALUSrc= 0,MemtoReg= 0,RegWrt= 0,MemRead= 0,MemWrite= 0,Branch= 1,I TYPE : 0

# time = 110, a =110, b=101, aluCtrl= 10,RegDst= 0,ALUSrc= 0,MemtoReg= 0,RegWrt= 0,MemRead= 0,MemWrite= 0,Branch= 1,I TYPE : 0

# time = 120, a =111, b=101, aluCtrl= 100,RegDst= 0,ALUSrc= 1,MemtoReg= 0,RegWrt= 1,MemRead= 0,MemWrite= 0,Branch= 0,I TYPE : 1

# time = 130, a =1000, b=101, aluCtrl= 0,RegDst= 0,ALUSrc= 1,MemtoReg= 1,RegWrt= 1,MemRead= 1,MemWrite= 0,Branch= 0,I TYPE : 0

# time = 140, a =1001, b=101, aluCtrl= 0,RegDst= 0,ALUSrc= 1,MemtoReg= 0,RegWrt= 0,MemRead= 0,MemWrite= 1,Branch= 0,I TYPE : 0
VSIM 648>
```

Mux2x1ThreeBit test:

```
mux2x1ThreeBits mux(write_reg,read_reg2,write_regRegDst1,RegDst);

initial begin
  read_reg2[2:0] = 3'b110; write_regRegDst1[2:0] = 3'b001; RegDst = 1'b0;
  #'DELAY;
  read_reg2[2:0] = 3'b100; write_regRegDst1[2:0] = 3'b011;RegDst = 1'b1;
  #'DELAY;
  read_reg2[2:0] = 3'b110; write_regRegDst1[2:0] = 3'b111;RegDst = 1'b0;
  #'DELAY;
  read_reg2[2:0] = 3'b010; write_regRegDst1[2:0] = 3'b101;RegDst = 1'b1;
  end
```

```
# time = 0, read_reg2 =110, b=1, sum=110,regdst = 0
# time = a, read_reg2 =100, b=11, sum=11,regdst = 1
# time = 14, read_reg2 =110, b=111, sum=110,regdst = 0
# time = le, read_reg2 =10, b=101, sum=101,regdst = 1
VSIM 651>
```

Instruction Memory test:

```
`define DELAY 10
 2
    module instruction_memory_tb();
 3
     reg clk;
     wire [15:0] instruction set;
 5
     wire [31:0] newPc;
     reg [31:0] readAddress;
instruction_memory uut(instruction_set,newPc,readAddress,clk);
initial
 6
 8
 9
10 ⊟ begin
11
         clk = 1'b1;
12
           readAddress <=0;</pre>
       end
13
    always
14
15 ⊟ begin
16 | #
17 end
          #1 clk = \simclk;
18 always
19 ⊟ begin
20
           #`DELAY;
21
           if(readAddress>29)
22 🖨
           begin
23
              $stop;
24
           end
25
           else
26 ⊟
             begin
                 readAddress<=newPc;
27
28
              end
29
        end
30 ⊟initial begin
    | $readmemb("instructions.txt", uut.instructions);
31
32
33
    initial
34
35 ⊟begin
   $\text{Smonitor("time : %1d,instruction: %1b, address = %1d,newPc=%1d",$time,instruction_set,readAddress,newPc);}
end
37
38 endmodule
```

```
VSIM 706> run
# time : 0,instruction: x, address = 0,newPc=x
# time : 2,instruction: 1010011000, address = 0,newPc=1
# time : 10,instruction: 1010011000, address = 1,newPc=1
# time : 12,instruction: 1001001011000110, address = 1,newPc=2
# time : 20,instruction: 1001001011000110, address = 2,newPc=2
# time : 22,instruction: 1000001101000110, address = 2,newPc=3
# time : 30,instruction: 1000001101000110, address = 3,newPc=3
# time : 32,instruction: 101011101000001, address = 3,newPc=4
# time : 40, instruction: 101011101000001, address = 4, newPc=4
# time : 42,instruction: 1101111010001, address = 4,newPc=5
# time : 50,instruction: 1101111010001, address = 5,newPc=5
# time : 52,instruction: 1101001010001, address = 5,newPc=6
# time : 60,instruction: 1101001010001, address = 6,newPc=6
# time : 62,instruction: 110011100000001, address = 6,newPc=7
# time : 70,instruction: 110011100000001, address = 7,newPc=7
# time : 72,instruction: 1101001011101, address = 7,newPc=8
# time : 80,instruction: 1101001011101, address = 8,newPc=8
# time : 82,instruction: 110011101000001, address = 8,newPc=9
# time : 90,instruction: 110011101000001, address = 9,newPc=9
# time : 92,instruction: 1101110000001, address = 9,newPc=10
VSIM 707> run
# time : 100,instruction: 1101110000001, address = 10,newPc=10
# time : 102,instruction: 110010100000, address = 10,newPc=11
# time : 110,instruction: 110010100000, address = 11,newPc=11
# time : 112,instruction: 100010011001, address = 11,newPc=12
# Break in Module instruction_memory_tb at D:/ORG_HW4/DraftForHW4_restored/instruction_memory_tb.v line 23
```

Branch unit test:

```
Finitial begin
beqCommand = 1'b1;
noBranchNewPc = 32'hFB;
write_data = 32'h0;
imm = 32!h4:
Branch = 1'b1;
#`DELAY; // branch == successful
begCommand = 1'b1;
noBranchNewPc = 32'hFB;
write_data = 32'h0;
imm = 32'h4;
Branch = 1'b0;
#`DELAY; // branch != successful
beqCommand = 1'b1;
noBranchNewPc = 32'hFB;
 write_data = 32'hF;
Branch = 1'b1;
#`DELAY; // branch != successful
beqCommand = 1'b0;
noBranchNewPc = 32'hFB;
write_data = 32'hF;
imm = 32'h4;
Branch = 1'b1;
#`DELAY; // branch == successful
begCommand = 1'b0;
noBranchNewPc = 32'hFB;
write_data = 32'h0;
imm = 32'h4;
Branch = 1'b1;
#`DELAY; // branch != successful
begCommand = 1'b0;
noBranchNewPc = 32'hFB;
write_data = 32'hF;
imm = 32'h4;
Branch = 1'b0;
#`DELAY; // branch != successful
```

```
# time = 0, beqCommand =1, noBranchNewPc=fb, write_data=0,imm=4,Branch=1, newPc = ff
# time = a, beqCommand =1, noBranchNewPc=fb, write_data=0,imm=4,Branch=0, newPc = fb
# time = 14, beqCommand =1, noBranchNewPc=fb, write_data=f,imm=4,Branch=1, newPc = fb
# time = 1e, beqCommand =0, noBranchNewPc=fb, write_data=f,imm=4,Branch=1, newPc = ff
# time = 28, beqCommand =0, noBranchNewPc=fb, write_data=0,imm=4,Branch=1, newPc = fb
# time = 32, beqCommand =0, noBranchNewPc=fb, write_data=f,imm=4,Branch=0, newPc = fb
```

Data memory test:

```
data_memory dm(read_data,write_data, address, mem_write, mem_read,clk);
   begin
   end
always
   begin
        #1 clk = ~clk;
initial
   write data = 32'hFF;
   address = 32'h5;

mem_write = 1'b1;

mem_read = 1'b0;

#`DELAY;
    address = 32'h5;
   mem_write = 1'b0;
mem_read = 1'b1;
    # `DELAY;
   write_data = 32'hFFFF_ABCD;
address = 32'h5;
mem_write = 1'b1;
    mem_read = 1'b0;
    # `DELAY:
   address = 32'h5;
   mem_write = 1'b0;
mem_read = 1'b1;
    # `DELAY:
initial begin
$readmemb("data.txt", dm.memory);
end
initial
$monitor("time : %1d,writeCommand: %1b, address = %1h,written=%1h, readCommand = %1b,read: %1h",$time,mem_write,address,write_data,mem_read,read_data);
# time : 0,writeCommand: 1, address = 5,written=ff, readCommand = 0,read: x
# time : 10,writeCommand: 0, address = 5,written=ff, readCommand = 1,read: ff
# time : 20,writeCommand: 1, address = 5,written=ffffabcd, readCommand = 0,read: ff
# time : 30, writeCommand: 0, address = 5, written=ffffabcd, readCommand = 1, read: ffffabcd
```

ExtendImm test:

```
`define DELAY 10
2
     module extendImm_tb();
     reg[5:0] imm;
3
     wire [31:0] extended;
6
     extendImm extend(extended,imm);
   ⊟initial begin
10
    imm[5:0] = 6'hF;
11
     # `DELAY;
12
     imm[5:0] = 6'b111111;
13
     # `DELAY;
     imm[5:0] = 6'b001011;
14
15
     # `DELAY;
16
     end
17
18
19
     initial
20 ⊟begin
    $\int \text{Smonitor("time = %1h, imm = %1b extend=> extended=%1b ", \text{$time, imm, extended);}
end
22
23
    endmodule
24
```

```
VSIM 50> run

# time = 0, imm =1111 extend=> extended=1111

# time = a, imm =111111 extend=> extended=11111

# time = 14, imm =1011 extend=> extended=1011
```

Mips registers test:

```
mips_registers mr( read_data_1, read_data_2, write_data, read_reg_1, read_reg_2, write_reg, signal_reg_write, clk);
լ1 ⊟
          begin
۱2
               clk = 1'b1;
13
          end
L 4
15
      always
l6 ⊟ begin
             #1 clk = ~clk;
17
18
          end
19
      initial
20
    begin
21
          write data = 32'hFFFF AAAA;
          write_reg = 3'h1;
23
          signal_reg_write = 1'b1;
24
          # `DELAY;
25
26
          read_reg_1 = 3'h1;
          signal_reg_write = 1'b0;
27
28
          # `DELAY;
29
          write_data = 32'hFFFF_AAAA; // Zero register's content can not be changed
30
          write_reg = 3'h0;
signal_reg_write = 1'b1;
31
32
33
          # `DELAY;
34
          read reg 1 = 3'h0;
          signal reg write = 1'b0;
36
37
          # `DELAY;
38
          end
39 ⊟initial begin
10
     $readmemb("registers.mem", mr.registers);
11
  time : 0,read_data_1 = x, read_data_2= x, write_data= ffffaaaa, read_reg_1= x, read_reg_2= x, write_reg= 1, signal_reg_write= 1
# time : 10,read_data 1 = ffffaaaa, read_data 2= x, write_data= ffffaaaa, read_reg_l= 1, read_reg_2= x, write_reg= 1, signal_reg_write= 0
# time : 20,read_data_1 = ffffaaaa, read_data_2= x, write_data= ffffaaaa, read_reg_l= 1, read_reg_2= x, write_reg= 0, signal_reg_write= 1
# time : 30,read_data_1 = 0, read_data_2= x, write_data= ffffaaaa, read_reg_l= 0, read_reg_2= x, write_reg= 0, signal_reg_write= 0
```

Mux2x1 32 Bit test:

```
`define DELAY 10
 module mux2x1 32Bits tb();
 reg[31:0] input1,input2;
 wire[31:0] out;
 reg select;
 mux2x1_32Bits mux(out,input1,input2,select);
⊟initial begin
|input1 = 32'b110; input2 = 32'b001; select = 1'b0;
 # `DELAY;
 input1 = 32'b110; input2 = 32'b001; select = 1'b1;
 # `DELAY;
 end
 initial
Fibegin
| $monitor("time = %1h, input1 = %1b,input2 = %1b,select = %1b,output = %1b", $time, input1,input2,select,out);
 endmodule
# time = 0, input1 = 110,input2 = 1,select = 0,output = 110
# time = a, input1 = 110,input2 = 1,select = 1,output = 1
```

MiniMips test:

```
MiniMips_w_instruction uut(pc,clk,instruction_set, newPc);
 initial
  begin
      clk = 1'b0;
      pc <= 0;
always
  begin
      #1 clk = \simclk;
   end
always
  begin
      # `DELAY;
      if(pc>35)
      begin
         $writememb("registers outp.mem", uut.mipsregisters.registers);
         $writememb("data memory outp.mem", uut.DataMemory.memory);
         $stop;
      end
      else
         begin
            Swritememb("registers_outp.mem", uut.mipsregisters.registers);
            $writememb("data memory outp.mem", uut.DataMemory.memory);
            // to be able to see result of instructions one by one, stop command must be activated
            //$stop;
         end
   end
linitial begin
$readmemb("registers.mem", uut.mipsregisters.registers);
$readmemb("data.txt", uut.DataMemory.memory);
$readmemb("instructions.txt", uut.instructionMemory.instructions);
```

I do not know if the usage of 'if' to make program end is forbidden, but I could not find any other way to do it.

Instructions:

```
0000001010011000
1001001011000110
1000001101000110
0101011101000001
0001_101_111_010001
0001101001010001
0110011100000001
0001 101 001 011101
0110011101000001
0001 101 110 000001
0000_110_010_100_000
0000_100_010_011_001
0000_100_011_001_001
0000_101_100_010_010
0000_111_100_011_010
0000 111 011 010 011
0000_111_001_110_011
0000 111 011 100 100
0000_111_001_101_100
0000 001 110 010 101
0000 001 011 111 101
0010_101_001_111111
0010_001_011_110111
0011_101_001_111000
0011_001_011_101010
0100_101_001_111000
0100_001_011_100010
0111_001_100_111000
0111 100 101 100010
1001_101_111_000111
1000_101_001_000111
0011_011_001_111111
0011_011_000_111111
```

Registers at start:

Memory at the start:

```
≡ instruc
                    ×

≡ data.txt

Explorer (Ctrl+Shift+E)
D: > ORG_HW4 > DraftForHW4_restored > simulation >
    000000000000000000000000000000000000011
  4
    0000000000000000000000000000000110
    0000000000000000000000000000000111
    00000000000000000000000000000000001
 10
    11
 12
    0000000000000000000000000000001011
    0000000000000000000000000000001100
 13
    0000000000000000000000000000001101
 14
 15
    0000000000000000000000000000001110
 16
    0000000000000000000000000000001111
 17
```

Registers at the end:

```
≡ registers_outp.mem ×

                    ■ data_memory_outp.mem

    dat

.G_HW4 > DraftForHW4_restored > simulation > modelsim > ≡ registers
      // memory data file (do not edit the following
      // instance=/MiniMips w instruction tb/uut/mips
      // format=bin addressradix=h dataradix=b versio
      00000000000000000000000000001010111
      11111111111111111111111110011000
      0000000000000000000000000001010001
  10
  11
      0000000000000000000000000001010111
  12
```

Data Memory at the end:

```
F registers_outp.mem

    ■ data_memory_outp.mem

RG_HW4 > DraftForHW4_restored > simulation > modelsim >
     // memory data file (do not edit the fo
     // instance=/MiniMips w instruction tb/
     // format=bin addressradix=h dataradix=
    11
 12
     000000000000000000000000001010111
     000000000000000000000000000000000001
     000000000000000000000000000000001011
     0000000000000000000000000000001100
     0000000000000000000000000000001101
 17
     000000000000000000000000000001110
     00000000000000000000000000000001111
     20
     21
     22
```

Instructions and their explanation, I also added this part as txt file, whose name is instructionsWithExplanation.txt:

```
0000001010011000 R3 = R1 & R2, R1 = 1010, R2 = 10010, R3 will become 10
```

1001001011000110 sw R3,R1(6), Mem[16] = 32'b10

1000001101000110 lw R5,R1(6), R5 = 32'b10

0101011101000001 // beg r3,r5,1, next command will not work

0001101111010001 addi R7,R5,10001(in binary) r7 will become 10 + 10001 = 10011

0101011100000001 // beq r3,r4,1, next command will work r3!=r4

0001101001010001 addi R1,R5,10001(in binary) r1 will become 10 + 10001 = 10011

0110011100000001 //bneg r3, r4,1 next command will not work r3!=r4

0001_101_001_011101 addi R1,R5,11101(in binary) r1 will not become 10 + 11101 = 11111, it will stay same

0110011101000001 //bneq r3, r5,1 next command will work r3==r5

0001_101_110_000001 addi R6,R5,11101(in binary) r6 will become 10 + 000001 = 11,

/*

registers:

1: 000000000000000000000000000010011

6: 0000000000000000000000000000000000011

7: 00000000000000000000000000111

*/

0000_110_010_100_000 R4 = R6 & R2, R6 = 11, R2 = 10010, R4 will become 10
0000_100_010_011_001 R3 = r4 + r2, r4 = 10, r2 =10010, r3 will become 10100
0000_100_011_001_001 R1 = r4 + r3, r4 = 10, r3 =10100, r1 will become 10110
/*

registers:

6: 000000000000000000000000000000000011

7: 00000000000000000000000000111

```
*/
sub:
0000_101_100_010_010 => R2 = R5 - R4, R2 will become 0
0000_111_100_011_010 => R3 = R7 - R4, R3 will become 1000111 - 10 = 1000101
/*
registers:
 R3: 00000000000000000000000000000001000101
000000000000000000000000000000011
R7: 0000000000000000000000000111
*/
xor:
0000_{111}_{011}_{011}_{011} // r2 = r7 xor r3 => r2 will be 10
0000_111_001_110_011 // r6 = r7 xor r1 => r6 will be 1010001
/*
registers:
 000000000000000000000000000010110
00000000000000000000000001000101
 R6: 0000000000000000000000000000001010001
 0000000000000000000000000111
*/
//nor
```

```
0000_{111}_{011}_{100}_{100} // r4 = r7 (1000111)nor r3(1000101) => r4 will be
11111111111111111111111110111000
0000_{111}_{001}_{101}_{100} // r5 = r7 (1000111)nor r1(0010110)=> r6 will be
11111111111111111111111110101000
/*
registers:
 000000000000000000000000000010110
 0000000000000000000000000000001000101
r4: 11111111111111111111111110111000
r5: 11111111111111111111111110101000
 0000000000000000000000001010001\\
 00000000000000000000000000111
*/
0000 001 110 010 101 // r2 = r1 (10110)nor r6(1010001) => r2 will be 1010111
0000 001 011 111 101 // r7 = r1 (10110)nor r3(1000101)=> r7 will be 1010111
/*
registers:
00000000000000000000000000010110
r2: 0000000000000000000000000101111
00000000000000000000000001000101
11111111111111111111111110111000
11111111111111111111111110101000
0000000000000000000000001010001
r7:00000000000000000000000000101111
```

```
0010_101_001_111111 and R1,R5,111111(in binary) r1 will become 101000
0010_001_011_110111 and R3,R1,110111(in binary) r3 will become 100000
/*
registers:
0000000000000000000000000101111
111111111111111111111111110111000
111111111111111111111111110101000
0000000000000000000000001010001
0000000000000000000000000101111
*/
0011 101 001 111000 ori R1,R5,111000(in binary) r1 will become
111111111111111111111111110111000
0011_001_011_101010 ori R3,R1,101010(in binary) r3 will become
1111111111111111111111111110111010
/*
registers:
r1: 11111111111111111111111110111000
0000000000000000000000000101111
r3: 111111111111111111111111110111010
111111111111111111111111110111000
11111111111111111111111110101000
0000000000000000000000001010001
0000000000000000000000000101111
*/
0100_101_001_111000 nori R1,R5(1111111111111111111111111110101000),111000(in binary) r1 will
become 1000111
0100 001 011 100010 nori R3,R1(1000111),100010(in binary) r3 will become
11111111111111111111111110011000
```

```
/*
registers:
0000000000000000000000000111
0000000000000000000000000101111
11111111111111111111111110011000
111111111111111111111111110111000
111111111111111111111111110101000
00000000000000000000000001010001
00000000000000000000000000101111
*/
0111_001_100_111000 slti R4,R1(1000111),111000(in binary) r4 will become 0
0111_100_101_100010 slti R5,R4(0),100010(in binary) r5 will become 1
/*
registers:
0000000000000000000000000111
0000000000000000000000000101111
11111111111111111111111110011000
00000000000000000000000001010001
000000000000000000000000101111
*/
1001_101_111_000111 \text{ sw R7,R5(7), Mem[7 + 1(r5 = 5)] = Mem[8] = 1010111}
```

```
/*
Memory:
*/
1000_101_001_000111 lw R1,R5(7), R1 = 1010111
registers:
R1: 00000000000000000000000000101111
0000000000000000000000000101111
11111111111111111111111110011000
0000000000000000000000001010001\\
0000000000000000000000000101111
*/
//ORI
0011_011_001_111111 // ORI R1, R3, 111111 in binary
R3 = 11111111111111111111111110011000
```

Imm= 0000000000000000000000000111111

```
ORI -----
*/
//ORI but trying to change R0
0011_011_000_1111111 // ORI R0, R3, 111111 in binary
/*
R3 = 11111111111111111111111110011000
Imm= 00000000000000000000000000111111
*/
/*
Registers:
R2: 00000000000000000000000001010111
R3: 1111111111111111111111110011000
R5:
  R6:
  0000000000000000000000001010001
R7: 0000000000000000000000001010111
```

*/