

Lab 5

Spring 2024



Name: Mustafa Sayed Al-Said Mohamed

ID: 1900361 Department: CSE Section: 3

Course Code: CSE313

Course: [Digital Design Verification & Testing](#)

Verification Plan:

Feature	Checkers list	Stimulus	Priority
Reset	<ul style="list-style-type: none">- +ve edge rst => sum = 0- -ve edge rst => sum = 0- Rst = 1 => sum = 0- Rst = 0 => sum = counting	Rst = 0 > 1 > 0	1) H 2) H 3) M 4) L
Clk Sensitivity	<ul style="list-style-type: none">- -ve edge clk => sum != 0 and internal doesn't change- +ve edge clk => internal != 0 and sum doesn't change	Clk = 0 > 1 > 0	1) H 2) H
Result = acum input	<ul style="list-style-type: none">- Sum result checker	Input values and check if the result is the accumulated sum	1) H

Testbench:

https://drive.google.com/drive/folders/1LlehYZGMyzJH-IHD-wmIfnwjH1EPun9v?usp=drive_link