

6) clock time:

clock time = 1/clock rate.

For Eq: Clock time = 1 GHz.

clock cycle time = 1/10-9 = 1ns

4) CPU Time

CPU Time = IC x clock cycle time x CPI.

CPU Time = · IC x CPI

clock rate.

For Eq 1

No. of Inst. = IC = 10,000

Clock Rate = 2 GHz.

CPI = 1.5.

CPU Time = 10,000 x 1.5 2 x 10.9

CPU Time = 7.5 × 10 -6 sec.

(5) CPI (Clock yele per Instruction):

CPI = E (clock cycles * Frequency).

For Eg:

CPI	Frequ		
3	12%		
4	10%		
5	78%		

$$CPI = (3\times0.12) + (0.1\times4) + (0.78\times5)$$

 $CPI = 4.66$

Q: (Mid 1 of 2017) Q2a

Speedup = 15

enhanced

Speedup = 1 (1- Frac) + Frac/speedup

 $2 = \frac{1}{(1-f)+(f/15)}$ $15 - 15 + f = 0.5 \times 15$ F = 0.5357

Fraction enhanced = 53.57.70.

6 Pipelining:

(3)

Non pipelined Architecture = IC = 1000. Speedup = ?

Pipelined = 5 + 999 = 1004. Cycles Nonpipelined = 5 x 1000 = 5000. 0

Speedup= 5000 = 5.

D clock frequency (Pipelined): IF = 30ns, ID = 25ns, EX = 25.5 ns, Mem = 30ns, WB = 20ns.

F= 1 = 1 clock cycle 30×10-9 time

F= 0.033 GHz.

6		
Q. (C-10) E	vamole:	
93 (6-10)	No. of cycle	s Rel-freq.
Alu	4	407,
Branch	4	20%
	5	40%
clock cycle = 3	Ins. Islaine	st bh. yhi hugil
Overhead =		BREWELL .
Speedup = ?		
	Marie Mark	
Speedup = Aug In	ist. time i	unpipelined
	u u	pipelined.
1 100 110 110 110 110 110 110 110 110 1	THE PARTY AND	Edward 1924 -1
	unpipelin	
Inst. exectin	me = clock	cycle x Avg CPI.
	1ns x	[(40% + 20%) × 4)
	1 1 1 1	+ (40%+5)
	= 4.4	ns.
- 1 10		DESTRUCTION OF THE PARTY OF THE
Aug Inst. time	pipelin.	ed:
Slowest s	peed + ov	erhead
= 1n:	s + 0.2ng	= 1.2ns.
0 1 1. 1.	m ()	
Speedup= 4.4 Speedup	/1.2ns	
Speedur) = 3.7 to	nots.

Q: 51 = 25 ns 25 + 2 = 27 52 = 15 ns 15 + 2 = 17 53 = 30 ns 30 + 2 = 3254 = 15 ns 15 + 2 = 17

sy = 15 ms 15+2=17 latch Delay = 2ms clock frequency = ?

Frequency = $\frac{1}{\text{clock cycle.}}$ = $\frac{1}{32}$ ms. $f = 0.03125 \times 10^9 \text{ H}$

Pipeline cycle time = 32 ns. (slowest)

Nonpipelined " = (25+15+30+15)=85 ns

Speedup = Non pipelined exec.
Pipelined exec.

Speedup = 85/32 = 2.65


8	Inst producing ALU ALU LOAD	9 Inst. Using lateray result 9 ALLI Store 2 ALLI 1				
(a) loop	Unvolling:	Initiation interval = 1				
loop:		No. of cycles before				
Fld	FO, O(X1)	1/2)				
/ Fadd	d f4, f0, f2	3 Schalle				
/ L Fsd	F4, O(X1)	6 5				
addi	x1, x1, -8	7				
bne	x1, x2, loop.	8				
		Total cycles = 9				
	the same of the same					
unroll	4 times.					
30 10	Jo loop me dependant nis hair					
un	ko aik dafa	hi likhen gy				
1000:						
	Fld FO, OLX	1) double ki waja se _				
1	Fadded F4, FO,	F2 8 dec hurha				
	FSd F4, O(X					
	Fld Fo, [-8](x1)				
	Faddid Fq, FO,					
	Fsd F4, -81	(x1)				
	Fld F0, L16	(x1)				
	faddd F4, FO	, F2				
	FSd F4, -16	(x1)				
	Fld Fo, F21	41(x1) utimes unvoll.				
	fadd.d F4, FO	, F2 un voll.				
- Internal	Fsd F4, -21	4 (X1) 4x-8				
Independent (one X1, X1	2 / (32) 2 / 100P				


	jesi inst. aik sth malg alg register	
100	fo , O(X1)	1
FId	F5 1-8 (X1)	2
Fld	F6 ,-16(X1)	3
Fld	F7 ; -24(X1)	4
fadd.	F4 , F0 , F2	5
Fadd	F8 , F5 , F2	6
Fadd	F9, F6, F2	7
Fadd	F10 , F7 , F2	8
Fsd	F4 , 0(X1)	9
Fsd	F8 , -8(x1)	10
Fsd	F9 , -16 (X1)	11
Fsd	F10 , -24 (x1)	12
addi	x1, x1, -32	13
bne.	x1, x2, 100P	14
	Tota	1 cycles = 1
	14 =	3.5 cycles
	4 times -> 9	
	unoll	
Basses 11	nrolling= 9.	

(0)

	Tomasulo's Algorithm:					
	Instructions:					
-	1. ld F6; 32.(R2)					
1	2. ld F2, 44 (R3)					
-	3. Mw.d fo, F2, F4					
-	4. Sub.d. F8, F2, F6					
-	S. Div.d F10, F0, F6					
-	6. Add.d F6, F8, F2.					
-						
-	Instruction status:					
	Inst. Issue Execute white R.					
-	L1 V					
-	12					
	13					
	14					
-	15					
	16					
	Jo mile result the complete huggi					
	usko table me show nh krengy					
1	par wo reserve whe gi. Jese "load 1" Ki jaga 11 ki					
1	Jese "load 1" Ki jaga la ki					
-	· Inst thi.					
1						

>RS:			59	peg-	wice	52	
		opcode	1		ea s	101 22 E	04 52
Name	Busy	Op	(V;)	(VK)	(Q.j)	Qx	A
load1	No						
10ad2	Yes.	load					44+ Regir
Add1	Yes	Sub		Mem[3.2 Reg[R2]	1 load 2		- Ar
Add2		dell's		0			
Add3							
Mul1	Yes	Mul		Regifu			
Mul2.	Yes	Div		Mem[32 Reg[R2]	† Mul1	11	
				1. 0	(F2 11	pad 2 u	nali dest. 1
Agr	MO S	ource	reg	Kisi u			
				tou C			
al	egi w	rna	Vij	aux VI	c me	'n.	
	0			1116		17	
	•						
Page	Las che	tuc 2		sed.			
	ter sta		(FL		F8	. E	10
	FO	F2		Add		d1 M	
Qi (Mul1) (oad 2		Pion			
	: Trost	0					-
- m	e yeati	or					
de	sturnai	Shirt -	*				
*							





4) Opteron Data Cache:

Size of data Cache = 64 k bytes

block size = 64 byte

2 may Associative

48 bit Virtual Adds > 40 bit physical

Tag bits = ? Index bits = ? Block offset = ?

Physical Addr = Tag + Index + Block offset

Cache Size = 64 k bytes = 26. 210 = 216

Block Size = 64 = 26

No. of Blocks = Cache Size 2.2' 2's
block size 26

No. of sets = No. of blocks = 210 = 29
blocks per set 2 = 20

Block offset = block size = 26 6 bits - block offset.

Index bits = No. of sets = 2 = 9 bits Tag bits = Physical - Index - Blockoffset

40-6-9 = 25 bits.

Tag	Index	offset!
1- 25 bits-	11 - 9 bits -	34 40 11- 66145-1

(Final paper 2017) QS(b). 2. way Associative.

Index Offset 26 bits

(1) Size of Main Memory = Physical Addr Tag + Index + Offset = 26+12+6 = 44. Size = 244 bytes. Cache block Size = 26 (offset Male).

No. of Blocks = No. of sets x blocks = 21 x 2

(ii) Size of cache Memory =? Index Association No. of blocks = 3

Cache Size = No. of Blocks x block size

Cache Size = 219.

