

①

## "Numericals"

### ① Relative Performance:

X is n times faster than Y.

$$n = \frac{\text{Exec. time of Y}}{\text{Exec. time of X}}$$

OR 
$$n = \frac{\text{Performance of X}}{\text{Performance of Y}}$$

### ② Amdahl's law:

(i) 
$$\text{Speedup} = \frac{\text{Exec. time w/o enhancement}}{\text{" " " with " "}}$$

For Eg: Exec. time enhanced from  
100 sec to 80 sec  
Speedup = ?

$$S = 100/80 = 1.25$$

(ii) 
$$\text{Speedup}_{\text{overall}} = \frac{1}{(1 - \text{Frac}_{\text{enhan}}) + \text{Frac}/\text{speedup}_{\text{enhan}}}$$

(2)

Example 1: (pg 47)

Speedup = 10 times.

$$\text{Frac}_{\text{enhanced}} = 40\% = \frac{40}{100} = 0.4$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1-0.4) + (0.4/10)}$$

$$\text{Speedup} = 1.56$$

56%

Example 2: (pg 47)

(i) FP Inst. = 50% = 0.5

Speedup<sub>FP</sub> = 1.6 times.

(ii) FSQRT = 20% = 0.2

Speedup<sub>FSQRT</sub> = 10 times.

$$(i) \text{ Speedup}_{\text{overall}} = \frac{1}{(1-0.5) + (0.5/1.6)}$$

$$S = 1.23$$

isko select karna

$$(ii) \text{ Speedup}_{\text{overall}} = \frac{1}{(1-0.2) + (0.2/10)}$$

$$S = 1.22$$

(3)

### → Processor Performance Equations

(3) clock time:

$$\text{clock time} = \frac{1}{\text{clock rate}}$$

Rate

For Eg: Clock time = 1 GHz

$$\text{clock cycle time} = \frac{1}{10^9} = 1 \text{ ns}$$

(4) CPU Time:

$$\text{CPU Time} = \text{IC} \times \text{clock cycle time} \times \text{CPI}$$

OR

$$\text{CPU Time} = \frac{\text{IC} \times \text{CPI}}{\text{clock rate}}$$

For Eg:

$$\text{No. of Inst.} = \text{IC} = 10,000$$

$$\text{Clock Rate} = 2 \text{ GHz}$$

$$\text{CPI} = 1.5$$

$$\text{CPU Time} = \frac{10,000 \times 1.5}{2 \times 10^9}$$

$$\text{CPU Time} = 7.5 \times 10^{-6} \text{ sec.}$$



(4)

⑤ CPI (clock cycle per Instruction):

$$CPI = \sum_{i=1}^n (\text{clock cycles} \times \text{Frequency})$$

For Eg:

Inst.	CPI	Freq
Branch	3	12%
Store	4	10%
Other	5	78%

$$CPI = (3 \times 0.12) + (0.1 \times 4) + (0.78 \times 5)$$

$$CPI = 4.66$$

Q: (Mid 1 of 2017) Q2a

$$\text{Speedup}_{\text{enhanced}} = 15$$

$$\text{Speedup}_{\text{overall}} = 2$$

$$\text{Fraction}_{\text{enhanced}} = ?$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{(1 - \text{Frac}) + \text{Frac} / \text{speedup}}$$

5

$$2 = \frac{1}{(1-F) + (F/15)}$$

$$15 - 15F + F = 0.5 \times 15$$

$$F = 0.5357$$

$$\text{Fraction}_{\text{enhanced}} = 53.57\%$$

⑥ Pipelining:

Non pipelined Architecture = IC = 1000

Speedup = ?

Pipelined = 5 + 999 = 1004 Cycles

Nonpipelined = 5 × 1000 = 5000

$$\text{Speedup} = \frac{5000}{1004} \approx 5$$

⑦ clock frequency (Pipelined):

IF = 30ns, ID = 25ns, EX = 25.5ns,

Mem = 30ns, WB = 20ns

$$F = \frac{1}{\text{clock cycle time}} = \frac{1}{30 \times 10^{-9}}$$

$$F = 0.033 \text{ GHz}$$

(6)

Q<sub>3</sub> (C-10) Example:

	No. of cycles	Rel. freq.
Alu	4	40%
Branch	4	20%
Mem Operation	5	40%

clock cycle = 1ns. (slowest bh yhi hugi)

Overhead = 0.2ns

Speedup = ?

$$\text{Speedup} = \frac{\text{Avg Inst. time unpipelined}}{\text{" " " pipelined}}$$

Average Inst. unpipelined:

Inst. exec time = clock cycle  $\times$  Avg CPI.

$$1\text{ns} \times [(40\% + 20\%) \times 4 + (40\% + 5)]$$

$$= 4.4\text{ns}.$$

Avg Inst. time pipelined:

Slowest speed + overhead

$$= 1\text{ns} + 0.2\text{ns} = 1.2\text{ns}.$$

$$\text{Speedup} = 4.4\text{ns} / 1.2\text{ns}$$

$$\text{Speedup} = 3.7 \text{ times}.$$



⑦

Q:

$$s_1 = 25 \text{ ns}$$

$$25 + 2 = 27$$

$$s_2 = 15 \text{ ns}$$

$$15 + 2 = 17$$

$$s_3 = 30 \text{ ns}$$

$$30 + 2 = 32$$

$$s_4 = 15 \text{ ns}$$

$$15 + 2 = 17$$

$$\text{latch Delay} = 2 \text{ ns}$$

$$\text{clock frequency} = ?$$

$$\begin{aligned} \text{Frequency} &= \frac{1}{\text{clock cycle}} \\ &= \frac{1}{32 \text{ ns}} \end{aligned}$$

$$F = 0.03125 \times 10^9 \text{ Hz}$$

$$\text{Pipeline cycle time} = 32 \text{ ns (slowest)}$$

$$\text{Nonpipelined " } = (25 + 15 + 30 + 15) = 85 \text{ ns}$$

$$\text{Speedup} = \frac{\text{Non pipelined exec.}}{\text{Pipelined exec.}}$$

$$\text{Speedup} = \frac{85}{32} = 2.65$$

8

Inst. producing result	Inst. using result	latency
ALU	ALU	3
ALU	store	2
load	ALU	1

9) loop Unrolling:

Initiation interval = 1

loop:

No. of cycles before unroll

Fld F0, 0(x1)	1	2
Fadd.d F4, F0, F2	3	stalls
Fsd F4, 0(x1)	6	4
addi x1, x1, -8	7	5
bne x1, x2, loop	8	9

Total cycles = 9

Unroll 4 times:

To loop me dependant nhi hain unko aik dafa hi likhengey.

loop:

Fld F0, 0(x1)	double word ki waja se 8 dec hurha
Fadd.d F4, F0, F2	
Fsd F4, 0(x1)	
Fld F0, -8(x1)	
Fadd.d F4, F0, F2	
Fsd F4, -8(x1)	
Fld F0, -16(x1)	
Fadd.d F4, F0, F2	
Fsd F4, -16(x1)	
Fld F0, -24(x1)	
Fadd.d F4, F0, F2	
Fsd F4, -24(x1)	
addi x1, x1, -32	4 times unroll
bne x1, x2, loop	4x-8

Independent hai ye



(9)

Scheduling and Register renaming:  
saari aik jesi inst. aik sth likh dengy.  
↑  
aur alg alg register krdegy.

loop:	Fld	F0 , 0(x1)	1
	Fld	F5 , -8(x1)	2
	Fld	F6 , -16(x1)	3
	Fld	F7 , -24(x1)	4
	Fadd	F4 , F0 , F2	5
	Fadd	F8 , F5 , F2	6
	Fadd	F9 , F6 , F2	7
	Fadd	F10 , F7 , F2	8
	Fsd	F4 , 0(x1)	9
	Fsd	F8 , -8(x1)	10
	Fsd	F9 , -16(x1)	11
	Fsd	F10 , -24(x1)	12
	addi <sup>o</sup>	x1 , x1 , -32	13
	bne.	x1 , x2 , loop.	14

Total cycles = 14

$$14 = 3.5 \text{ cycles}$$

4 times → (4)  
unroll

Before Unrolling = 9.

After Unrolling = 3.5.

(10)

## ⑩ Tomasulo's Algorithm:

### Instructions:

1. Ld F6, 32(R2)
2. Ld F2, 44(R3)
3. Muli.d F0, F2, F4
4. Sub.d F8, F2, F6
5. Div.d F10, F0, F6
6. Add.d F6, F8, F2

### Instruction status:

Inst.	Issue	Execute	Write R.
L1	✓	✓	✓
L2	✓	✓	
L3	✓		
L4	✓		
L5	✓		
L6	✓		

To write result tk complete huggy  
usko table me show nh krengy  
par wo resewe rhe gi.

Jese "load 1" ki jaga L1 ki  
Inst thi.



→ RS:

Name	Busy	Op	$V_j$	$V_k$	$Q_j$	$Q_k$	A
load1	No						
load2	Yes	load					44+ Reg[R3]
Add1	Yes	Sub		Mem[32+ Reg[R2]]	load2		
Add2							
Add3							
Mul1	Yes	Mul		Reg[F4]	load2		
Mul2	Yes	Div		Mem[32+ Reg[R2]]	Mul1		

(F2 load2 wali Inst ka dest hai)

Agr wo source reg kisi upper wale inst ki destination hai tou  $Q_j$  aur  $Q_k$  me aegi warna  $V_j$  aur  $V_k$  men.

Register Status:

Field	F0	F2	$F4$	F6	F8	F10	...
$Q_i$	Mul1	load2		Add2	Add1	Mul2	

↓  
Jis Inst F0 me ye destination Reg hai

(12)

⑪ Scoreboard :

Functional Units :

Two integer units

Two floating-point add/sub

One floating " multiply

" " divide.

Instructions:

ld F0, 0(R1)

ld F2, 0(R2)

Mul.d F4, F0, F2

Add.d F6, F4, F8

S.d F6, 8(R1)

L.d F10, 8(R2)

Mult.d F12, F0, F2



## (12) Direct Mapped Cache:


(Block No) MOD (No. of Blocks in Cache)

For E.g. Block ko kahan place krenge:

Memory Address = 25.

Mem consist of 32 blocks (0-31)

cache " " 8 blocks (0-7)



$$25 \text{ Mod } 8 = 1$$


For E.g. Memory = 32 blocks =  $2^5$

Cache = 8 blocks =  $2^3$


Memory access needs how many bits? (Depends on block bits)

$2^5 \rightarrow$  (Need 5 bits)

For accessing Memory



0 5 bits 4



To back  
Tag

Tag

3 bits  
Index

Depends krega  
cache per  $2^3 = 8$   
You 3 bits hungi

15

For Eg Address 25 is in  
cache or not?

cache hit or cache miss

Directory

000	00
001	11
010	
011	
100	
101	
110	
111	

Index  
bits

$$25 = 11001$$

Tag Index

Index 001 par 11 hai tu  
cache hit.

→ Valid bit in directory:

$$25 = 11001$$

Index

Tag

VB

Valid  
Bit

000

001

010

011

100

101

110

111

11

1

hit

Agar VB

1 hai tu

tag bit

match

krengey

warna

direct

miss hai

13 Set Associative


(Block No) MOD (No. of sets in Cache)

2 blocks per set  
and we have

8 blocks (4 sets)

32 bits main Mem =  $2^5$  5 bits.

4 sets =  $2^2$  → Index bits



Tag Index

25 = 11001 → Set 1 me block 2 aur  
0 me se kahin rkhiden.



16

#### 4) Opteron Data Cache:-

Size of data Cache = 64 K bytes

block size = 64 byte

2 way Associative

48 bit Virtual Addr  $\rightarrow$  40 bit physical

Tag bits = ?

Index bits = ?

Block offset = ?

Physical Addr = Tag + Index + Block offset.

Sol:

Cache size = 64 K bytes =  $2^6 \cdot 2^{10} = 2^{16}$

Block Size = 64 =  $2^6$

$$\text{No. of Blocks} = \frac{\text{Cache Size}}{\text{block size}} = \frac{2^6 \cdot 2^{10}}{2^6} = 2^{10}$$

$$\text{No. of sets} = \frac{\text{No. of blocks}}{\text{blocks per set}} = \frac{2^{10}}{2} = 2^9$$


2  $\rightarrow$  Two way Associative

Block offset = block size =  $2^6$   
6 bits - block offset.


17

Index bits = No. of sets =  $2^9 = 9$  bits  
 Tag bits = Physical Addr - Index - Block offset

$$40 - 6 - 9 = 25 \text{ bits.}$$



Q: (Final paper 2017) Q5(b)  
 2 way Associative.



(i) Size of Main Memory = Physical Addr  
 Tag + Index + Offset =  $26 + 12 + 6 = 44$ .  
 size =  $2^{44}$  bytes.

Cache block size =  $2^6$  (offset value)

No. of Blocks = No. of sets x blocks per set =  $2^{12} \times 2^2$

(ii) Size of Cache Memory = ?  
 No. of blocks = ?

Index bits  
 2 way Associative

Cache Size = No. of Blocks x block size.


$$2^{13} \times 2^6$$

$$\text{Cache Size} = 2^{19}$$



(18)

(iii) Direct Mapped ~~Cache~~



(iv) Block Address = 10,000

→ 2 way Associative:


$$10,000 \cdot \text{mod } 2^{12} = 1808$$

→ Direct Mapped

$$10,000 \text{ mod } 2^{13} = 1808$$

(15) local and Global optimization:

for Eg



	local Miss rate	Global miss rate
L1 cache	10/100	10/100
L2 cache	3/10	3/100
Main Mem	0/3	0/100