

Ahsanullah University of Science and Technology (AUST) Department of Computer Science and Engineering

LAB REPORT

Course No.: CSE2210

Course Title: Digital Electronics and Pulse Techniques Lab

Experiment Number:03

Name of the Experiment: Study of a TTL NAND gate with totem-pole output.

Group Number: 02

Report Writer:

18.01.04.007 Tanjila Sultana Joti

Group Members:

18.01.04.005 Mustofa Ahmed

18.01.04.006 Samia Sabrina Nabi

Name of Experiment:

Study of a TTL NAND Grate with totem-pole output.

Objective:

Study of a TTL (Transistor-Transistor Logic) NAND gate with tolem-pole output and measuring the voltages at various point for all possible input combinations and also finding noise margins.

Circuit Diagram:




Figure: TTL NAND gate.

Answerling to the Questions:

1. Analyze the operation of TTL NAND gate with the experimental data.

Answers In this experiment, we have set a Circuit to check a TTL NAND gate properties in proteous 8 software.

In this circuit we have used 5-transistors.

4 registers and 1 diade. We have given input voltage A and B. Fore two input voltage we have four i/o combination.

A	B	do (volt)
0	0	5.00
0	1	5:00
1	0	5.00
1	1	0.66

When we give both input 1, it gives the output of low vollage which 0.66 volt close to 0 voltage and for other input combinations it gives high voltage output which is 5.00 volt. From this data we can say the circust hold NAND gate properties

- 2. What are differences of transistors Ti and To with that of a multi-emiller transistors?
- Answers: The difference of Irransistor Trand To with that of a multi-emilter transistor are:
- 1. The Treansistore in which numbers of emilders over more than one is called multi-emilders treansistors. In Ti and T2 treansistors there is only one emilders.
- 2. In multi-emitter -treansistore there is connection of every emitter with a diode which are acting as an input diode.

 But in Ti and To there is no connection of emitter and diode.

3. What is totem-pole stage? Why it is used in place of passive pull-up resistor?

Answert:

Totem-pole stage: Totem pole means the addition of an active pull up the circuit in the Output of the gate. The TTL output stage is reather complected push-pull circuit known as a 1-totem pole output. It sinks convent better than it source curvent.

In this circuit, it is use to output delay reduce by decreasing passive pull-up resistor (a) But this will increase the power disipation. When the output is in its low state. and the voltage across Re is Vec=Vec(sat). To solve this problem Totem-pole stage is used in place of passive pull-up resistor.

09. What is the function of T3?

Answers: This is a transistor To which act as a phase spitter, since the emitter voltage is out of phase with the collector voltage. (for an increase in base convent, the emitter voltage increases and the collector voltage decreases). So, the output is in the voltage state when Is in the voltage state when

05. Why resistore Ra is used?

Answers In this experimental circuit, if
the register Rq was omitted there would tresult a faster change in the output from V(0) to V(1). However, the Rq registor is needed to limit the convent spiles during the twin on and twin off transmissions. In particular TI doesn't twin doesn't twin off as quick as T3 twin on doesn't twin off as quick as T3 twin on with both totempole transistor conducting as with both totempole transistor conducting as same time, the supply voltage would be should same time.

Ry resistors is used.

E Why diode Do is used in the circuit?

Can it be placed elsewhere?

Answers since the base of T3 tied to

the collecter of T5 then Vong=Vong=1 V.

If the output diode Do were missing the

base to emitter voltage T3 would be

VOE = VON3 = VOE (Sat) = 1-0.2 V = 0.8 V which

would put T3 into saturation. So, if we don't

VSE Do, cweent would be wasted.

The diode Do can be placed from the

emitter into the base of T3. This is also

used to establish TTL NAND gates.

Answer: It should be emphasized that the wire AND connection must not be used with the totem pole driven circuit. If the output from the one gate is high while that troom a second gate is town and if there two output lied together, we have exactly the situation if the Ra resistance is not used. That's why two totem pole gates can not be wire ANDed.

8. What one the features and advantages of TTL gates?

Answer: There are some leature of

- (1) Noise impurity
- 11) Noise morgin
- 111) Fan in

- IV) Fan-out
- V) Power-disipation.

Advantages are:

- DIT is most rugged meaning hast sysceptible to electrical domage.
- I) It has strong drive capablity.
- III) It is faster in some versions.
- IV) It has noise immunity better than ECL but lesser than emos.
- V) It has power per gate of about 1-22 mm, which is between ernos and ECL.

Experimental data:

-		,	1 1	4.	u.	un	ya	45	46
*	A	B	Jo 1	(V)	(V)	(V)	(V)	95 (V)	(V)
	0						1		5.00
			= 00	0.54	0.02	0.00	4.33	9.72	5.00
	0	1	5.00	0. 54	0 02	0 00			
	1	0	5.00	0.54	0.02	0.00	4.33	9.72	5.00
	1	1	0.66	1.88	1.27	0.69	0.01	0.40	5.00
		-1							

calculation;

when the input of A and B are both high (logically high) 5.00v. To and Iz works as inverse active mode. The current works as inverse active mode. The current I is enough for To and To saturation.

In Saturation VBE (SQt) = 0.87

Heres, AVI = 5V

Vo=0.2V

VP = 72 + 43+ VBE

=1.27+0.69+0.8

= 2.71

In Order to take any other of the input diode to forward bias the input voltage needs to be (2.71-0.6) = 2.11v

: Difference = (5-2.11) v = 2.894

:. NM(0) = 2.89V

Now, Herre, $\exists V_1' = 0.2 \lor V_0 = 5 \lor V_0 = 5 \lor V_0 = (Cut - in) = 0.5 \lor V_0 = (0.2 + 0.7) \lor V_0 = 0.9 \lor V_0 = 0.9 \lor V_0 = 0.5 + 2.27 + 0.64) \lor volt = 2.41 \lor volt = 2.41 \lor volt = 1.51 \lor volt ...$

Discussion of the findings:

In this experiment we worked on a TTL NAND gate with totem pole output in proteurs software individually.


In this circuit when we give both input logically high then we got yo = 0.66 V as output v(0) and fore others input combination we got Yo = 5.00 V as

output V(1).


We know that in NAND gate if both inpuls are '1, the output will be '0' otherwise the output is '1'.


so, From the data we can assure that it was TTL NAND gate.

ID: 180104005



ID: 180104006





ID: 180104005

AΑ	ВВ	Y ₀	Y ₁	Y ₂	Υ ₃	Y ₄	Y ₅	Y ₆
0	0	5.00	0.53	0.01	0.00	4.31	4.71	5.00
0	1	5.00	0.55	0.03	0.00	4.31	4.71	5.00
1	0	5.00	0.55	0.03	0.00	4.31	4.71	5.00
1	1	0.61	1.66	1.16	0.58	0.01	0.37	5.00

ID: 180104006

Α	В	Y0	Y1	Y2	Y3	Y4	Y5	Y6
0	0	5.00	0.53	0.01	0.00	4.31	4.71	5.00
0	1	5.00	0.55	0.03	0.00	4.31	4.71	5.00
1	0	5.00	0.55	0.03	0.00	4.31	4.71	5.00
1	1	0.61	1.66	1.16	0.58	0.01	0.37	5.00

ID: 180104007

Α	В	Y0	Y1	Y2	Y3	Y4	Y5	Y6
0	0	5.00	0.52	0.00	0.00	4.33	4.72	5.00
0	1	0.54	0.54	0.02	0.00	4.33	4.72	5.00
1	0	0.54	0.54	0.02	0.00	4.33	4.72	5.00
1	1	1.88	1.88	1.27	0.64	0.01	0.40	5.00

The data Table of ID: 180104007 is considered for calculation.