

Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Course No : CSE3310
Course Title : Digital System Design lab
Assignment No : 01

Date of Performance : 30.12.2020

Date of Submission : 13.01.2021

Submitted By-

Section: A1

Group Number: A1_G1

Id: 18.01.04.001

Id: 18.01.04.002

Id: 18.01.04.005

Id: 18.01.04.006

Introduction:

In this experiment, we designed a 4 bit Arithmetic Logic Unit. First of all from the given function table we derived an equation of three input functions and simplified it. Then we implemented this functions in Proteus.

We used a combination of basic gates and a 4 bit full adder to create our ALU. Depending on the selector (S_0) bit, our ALU will perform the logical ($S_0=0$) or arithmetic ($S_0=1$) operation accordingly and will show its 4 bit output for logical operation and 5 bit output for arithmetic operation.

Problem Statement:

S_2	S_1	S_0	Output	Function
1	0	1	$A_i - 1$	Decrement A
0	1	1	$A_i + B_i$	Add
1	1	1	$A_i - B_i$	Subtract
0	0	1	A_i	Transfer A
1	X	0	$A_i \mid B_i$	OR
0	X	0	\bar{A}_i	Complement A

Function Generation:

S_2	S_1	S_0	Z	X	Y	Output	Function
1	0	1	0	A_i	1111	$A_i - 1$	Decrement A
0	1	1	0	A_i	B_i	$A_i + B_i$	Add
1	1	1	1	A_i	\bar{B}_i	$A_i - B_i$	Subtract
0	0	1	0	A_i	0	A_i	Transfer A
1	x	0	0	$A_i \mid B_i$	0	$A_i \mid B_i$	OR
0	x	0	0	\bar{A}_i	0	\bar{A}_i	Complement A

k-map

$S_2 \backslash S_1 S_0$	0	1	3	2
$\bar{S}_1 \bar{S}_0$				
$\bar{S}_1 S_0$				
$S_1 \bar{S}_0$				
$S_1 S_0$				
0 \bar{S}_2	0	0	0	0
1 S_2	0	0	1	0

$$\therefore Z = S_2 S_1 S_0$$

$S_2 \backslash S_1 S_0$	0	1	3	2
$\bar{S}_1 \bar{S}_0$				
$\bar{S}_1 S_0$				
$S_1 \bar{S}_0$				
$S_1 S_0$				
0 \bar{S}_2	\bar{A}_i	A_i	A_i	\bar{A}_i
1 S_2	$A_i \mid B_i$	A_i	A_i	$A_i \mid B_i$

$$\begin{aligned} \therefore X &= S_0 A_i + \bar{S}_2 \bar{S}_0 \bar{A}_i + S_2 \bar{S}_0 (A_i \mid B_i) \\ &= S_0 A_i + \bar{S}_2 \bar{S}_0 \bar{A}_i + S_2 \bar{S}_0 (A_i + B_i) \end{aligned}$$


$\begin{array}{c} S_2 \backslash S_1 S_0 \\ \hline 0 \quad \bar{S}_2 \\ 1 \quad S_2 \end{array}$		0	1	3	2
		$\bar{S}_1 \bar{S}_0$	$\bar{S}_1 S_0$	$S_1 S_0$	$S_1 \bar{S}_0$
0	\bar{S}_2	0	0	$\boxed{b_i}$	0
1	S_2	0	$\boxed{1}$	$\boxed{\bar{b}_i}$	0

$$\begin{aligned}
 \therefore Y &= S_2 \bar{S}_1 S_0 + \bar{S}_2 S_1 S_0 b_i + S_2 S_1 S_0 \bar{b}_i \\
 &= S_2 \bar{S}_1 S_0 + S_1 S_0 (\bar{S}_2 b_i + S_2 \bar{b}_i) \\
 &= S_2 \bar{S}_1 S_0 + S_1 S_0 (S_2 \oplus b_i)
 \end{aligned}$$

Equipment and Budget:

Gate Name	IC	Amount	Price per IC (Taka)	Price (Taka)
NOT	7404	2	25	50
AND	7408	6	30	180
OR	7432	4	29	116
XOR	7486	1	26	26
4-bit Full Adder	4008	1	40	40
Total Cost = 412				

Simulations:



Result:

For Decrement A operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
1	0	1	1	0	0	0					1	0	1	1	1
			1	0	0	1	1	1	1	1	1	1	0	0	0
			1	1	1	0					1	1	1	0	1

For Addition Operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
			0	0	1	1	1	0	0	0	0	1	0	1	1
0	1	1	1	1	0	0	1	1	0	1	1	1	0	0	1
			1	1	1	0	1	0	0	1	1	0	1	1	1

For Subtraction Operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
			1	0	0	0	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	1	0	1	0	0	1	0	1	0	1
			1	1	1	0	0	0	1	1	1	1	0	1	1

For transfer A Operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
0	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0
			0	0	1	1					0	0	0	1	1
			1	1	1	1					0	1	1	1	1

For OR Operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
1	X	0	0	1	1	1	0	0	1	0	0	0	1	1	1
			1	0	0	1	0	1	0	1	0	1	1	0	1
			1	1	1	1	0	0	1	0	0	1	1	1	1

For NOT Operation

Input											Output				
S ₂	S ₁	S ₀	A ₄	A ₃	A ₂	A ₁	B ₄	B ₃	B ₂	B ₁	Cont	F ₃	F ₂	F ₁	F ₀
0	X	0	0	1	1	1	0	0	0	0	0	1	0	0	0
			1	1	1	1					0	0	0	0	0
			1	0	0	1					0	0	1	1	0

Conclusion:

There were some issues when we implemented the circuit for the first time. At our first attempt when we derived the equation of the inputs, we simplified those input equations and minimised the equation and hence also minimised the use of ICs, making it easier to implement. However, our ALU was showing incorrect results for logical operations but was working correctly for arithmetic operations.

We implemented the circuit again using the direct equations we got from the table without simplifying it and this time the functions were working correctly. This circuit was working correctly this time but when we are going to implement this practically, there might be an issue because we have used lots of ICs and circuit becomes more prone to error.