

Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Course No : CSE3310
Course Title : Digital System Design lab
Assignment No : 03

Date of Submission : 30.03.2021

Submitted By-

Section: A1

Group Number: A1_G1

Id: 18.01.04.001

Id: 18.01.04.002

Id: 18.01.04.005

Id: 18.01.04.006

Introduction:

We implemented SAP-1 which is a bus organized computer. It is a key basic model of microprocessor which contains the basic registers for a functional microprocessor. SAP-1 contains all the five instructions in its instruction set. The set is given through a hex file. It's primary purpose is to show how microprocessor interacts with memory and other parts of the system.

Problem Statement: Implement a SAP-1

Function Generation:

Program in Assembly		Machine Code
Address	Contents	in Hex
0H	LDA 5H	05
1H	ADD 6H	16
2H	SUB 7H	27
3H	OUT	EF
4H	HLT	FF
5H	68H	68
6H	20H	20
7H	18H	18
8H	FFH	FF
AH	FFH	FF
BH	FFH	FF
CH	FFH	FF
DH	FFH	FF
EH	FFH	FF
FH	FFH	FF


This table shows the micro-instructions and macro-instructions needed for the SAP-1. Fetch and Execute Cycle of SAP-1

Macro Inst.	T state	Micro Operation	Active	CON
All Instructions	T ₁	$MAR \leftarrow PC$	L _M , E _P	5E3H
	T ₂	$PC \leftarrow PC + 1$	C _P	BE3H
	T ₃	$IR \leftarrow RAM[MAR]$	C _{E'} , L _{I'}	263H
LDA	T ₄	$MAR \leftarrow IR(3..0)$	L _M , E _{I'}	1A3H
	T ₅	$ACC \leftarrow RAM[MAR]$	C _{E'} , L _{A'}	2C3H
	T ₆	None	None	3E3H
ADD	T ₄	$MAR \leftarrow IR(3..0)$	L _M , E _{I'}	1A3H
	T ₅	$B \leftarrow RAM[MAR]$	C _{E'} , L _{B'}	2E1H
	T ₆	$ACC \leftarrow ACC + B$	L _{A'} , E _V	3C7H
SUB	T ₄	$MAR \leftarrow IR(3..0)$	L _M , E _{I'}	1A3H
	T ₅	$B \leftarrow RAM[MAR]$	C _{E'} , L _{B'}	2E1H
	T ₆	$ACC \leftarrow ACC - B$	L _{A'} , S _V , E _V	3CFH
OUT	T ₄	$OUT \leftarrow ACC$	E _A , L _{O'}	3F2H
	T ₅	None	None	3E3H
	T ₆	None	None	3E3H
HLT	T ₄	None	HLT'	263H

Equipment and Budget:


IC	Amount	Price per IC (Taka)	Price (Taka)
74173	1	44	44
74LS107	11	71	781
74LS173	8	127	1016
74LS00	9	15	135
74LS04	18	15	216
74LS21	5	25	125
74HC4075	3	55	165
74LS83	2	40	80
74LS86	8	81	648
2732	1	74	74
BUFFER-8	2	43	86
TRI BUFFER	4	25	100
Total Price = 2,948 Taka			

Simulations:




SAP-1 SIMULATION


Program Counter




Accumulator




Adder/Subtractor




B REGISTER




Output Register




Control Sequencer



Instruction Register





T State Display



Result:

Contents	Accumulator	OUTPUT
LDA 5H	68H	00H
ADD 6H	88H	00H
SUB 7H	70H	00H
OUT	70H	70H
HLT	70H	70H



Conclusion:

No error occurred during the implementation. But there are some advantages and disadvantages in SAP-1 circuit. The key advantages of SAP is flexibility and simplicity. It have strong workflow capabilities. It can handle different types of Complex transactions - data entered one time, one place, at the source. There are some disadvantages of SAP is expensive, lengthy implementation time and only five instructions can be stored in memory.