

#### **Ahsanullah University of Science & Technology**

#### **Department of Computer Science & Engineering**

Course No : CSE3310

Course Title : Digital System Design lab

Assignment No : 03

Date of Submission: 30.03.2021

#### **Submitted By-**

Section: A1

**Group Number: A1\_G1** 

ld: 18.01.04.001

ld: 18.01.04.002

ld: 18.01.04.005

ld: 18.01.04.006

#### Introduction:

We implemented SAP-1 which is a bus organized computer. It is a key basic model of microprocessor which contains the basic registers for a funcational microprocessor. SAP-1 contains all the five instructions in its instruction set. The set is given through a hex instruction set. The set is given through a hex file. It's primary purpose is to show how microprocessor interacts with memory and other parts of the system.

Problem Statement: Implement a SAP-1

## Function Generation:

Priogram	in Assembly	Machine
Address	Contents	in Hex
OH	LDA 5H	05
TH	ADD GH	16
24	SUB 7H	27
3 H	OUT	EF
44	HLT	FF
5H	68H	68
6 14	20H	20
H F	18H	18
84	FFH	FF
AH	FFH	FF
BH	FFH	FF
CH	FFH	t t
DH	FFH	FF
EH	FFH	FF
FH	FFH	FF


This table shows the miero-instructions and macro-instructions needed for the SAP-1. Fetch and Execute Cycle of SAP-1

Maero Inst.	T state	Hiero Opercation	Active	CON
All	Ti	HAR < PC	L'M. EP	5E3H
Instructions	T	PC 4 PC+1	CP	BE3H
	T <sub>3</sub>	IR - RAHLHAR	CE', LJ'	263H
LDA	Ty	MAR = JR(30)	1'4, Ez	1A3H
	75	ACC - RAMITUAR	CE', LA'	Q C3H
	TG	None	None	3E3H
	Ty	MAR = 18(3.9	LMIES	1A3H
DOD	Ts	B+ PAH[HAR]	CE', LB	SETH
	T6	ACC - ACC+B	LA', Eu	3C7H
SUB	Tu	MAR -IR(30)	LM, Ej	HEAL
	T5	BE RAM[HAR]	CE', LB	2EIH
	T6	ACC - ACC-B	LA, SU, EU	3CFH
	Tu	OUT - ACC	EA, Lo	3F2H
OUT	Ts	None	None	3E3H
	TG	None	None	3E3H
HLT	Ty	None	HLT'	263H


# Equipment and Budget:

10	Amount	Price per IC (Tako)	Price (Taka)
74173	٦	44	44
74LS107	77	71	18F
74LS173	8	127	1016
74L500	-9	15	135
741504.	18	15	216
741521	5	25	125
74HC4075	3	55	165
74LS83	2	40	80
741586	8	81	648
2732	1	74	74
BUFFER_8	2	43	86
TRI BUPFER	ч	25	loo
-		Total Preice =	2,948 Tako


#### **Simulations:**




### **Program Counter**




#### Accumulator




### Adder/Subtractor




#### B REGISTER




#### **Output Register**




### **Control Sequencer**



#### Instruction Register





#### T State Display



## Result:

Contents	Accumulator	OUTPUT
LDA 517	68H	00 H
ADD 6H	H88	400
SUB 7H	70 H	ООН
OUT	704	70 H
HLT	40F	H 0F





### Conclusion:

No enror occurred during the implementation. But there are some advantages and disadvartages in SAP-1 circuit. The key advantages of SAP is flexibility and simplicity. It have strong workflow capabilities. It can handle different types of Complex transactions—data entered one time, one place, at the source. There are some disadvantages of JAP is expensive, lengthy implementation time and only five instructions can be stored in memory.