

Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Course No : CSE3310

Course Title : Digital System Design lab

Assignment No : 02

Date of Submission :23.02.2021

Submitted By-

Section: A1

Group Number: A1_G1

ld: 18.01.04.001

ld: 18.01.04.002

ld: 18.01.04.005

ld: 18.01.04.006

Introduction:

In this experiment, we implement 5-bit Booth Multiplier. Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in twois complement notation. It is an effectient algorithm to penform to penform multiplication of two binary numbers which takes very less time. Instead of just doing addition to perform the multiplication. It periform some shifting operation along with the addition Caddition with A ors) to calculate the result. We used a combination of adders, D Flip-Hops, adder and basic gates. Herce A is the multiplicand and M is the multipliere and both of them are 5 bits. So, our output is of 10 bits. The product of the calculation is added with some fixed value (A and S) which is set initially during input. Then using those additions and perstonming right shifts, the final result is calculated.

A= M(Sbits) O(6 bits) S=-M (Sbits) O (6 bits) P= O(5 bits) R (5 bits) O(1 bit) Problem Statement:

Design a 5-bit Booth Multiplier.

Funcation Generation:


P _o	P-1	Operation
0	O	Do nothing
0	1	P+A
1	0	P+5
\	1	Do nothing

Depending on the last 2 bits of the product term, the addition operation is performed accordingly as shown in the table.

Equipment and Budget:

Grate Name	IC	Amount	Price petr IC (Taka)	Preice (Taka)
AND	7408	3	30	90
XOR	4077	2	26	52
OR	7432	2	29	58
Dflip-Jlop	74273	2	40	80
DSlip-flop	4013	1	17	17
4 bit full	4008	2	40	80
			total price	= 377 Taka

Simulations:



Result:

If M=01110 and R=11101 then

М	R	Clock pulse	P
	1	CLK 1	11001011101
*		elk 2	00011101110
01110	11101	CLK3	11010110111
		CLKY	11101011011
	CLK5	11110101101	

If M= 01100 and R= 00101 then

M	R	Clock Pulse	P
01100	0 0101	CLK I	11010000101
		CLF 2	00001000010
		CLK3	11011100001
		CLKY	000 1111 0000
		CLK5	00001111000

If M=01010 and R = 10110 then

Н	R	Clock Pulse	P
		CLK 1	06000010110
		CLK 2	110110011011
01010	10110	CLK 3	11101100101
		CLKY	0001111000
		CLK 5	11100111001

Conclusion:

In this experiment, we didn't use any shift register. Although it would've been an approruiate to use it here. But we worked around it and used D-negister in way to make it work like a shift register. This circuit works for both positive and negative inputs. A combination of basic gates was used so that the final output can be generated with 5 clock pulse. Without this extra basic gates, it would take 6 clock pulse to show the final output. This Circuit will show 10-bit output. Although we have shown II bits but LSB can be ignorced. In comparison to trivial way of perctorning multiplication, by using addition only. This is a much more effective and quick method and requires very low number of addition when we are multiplying very large numbers.