




74 HC 283 (Full Adder - 4bit)




74 HC 154 (4-to-16 line decoder - active low)




74 HC 42 (Active low - BCD to DEC decoder)




74HC47 (Active low - BCD to 7 seg decoder)




74HC147 (priority encoder)




74HC153 (4 input Mux)



74HC151 (8 input mux)




IC ??? (4-to-16 line DEMUX - active low)
(unmarked IC)




input data is
also
active low

74HC164 (Serial in/Parallel - 8 bits)




only input data 1 when
 $A \cdot B = 1$

74HC165 (Parallel in/Serial out - 8 bit)



SER is to load serial data
CLK INH inhibits data
SH/LD to shift and load


74HC195 (Parallel in/Parallel out - 4 bit)



don't forget \bar{K} !

es ist wirklich wichtig
denn ich habe es auch einmal vergessen! :)


74HC194 (Pin/Pout - bi-directional - 4bit)




SR is Serial in RIGHT
SL " " " LEFT

S ₁	S ₀	Mode
0	0	Inhibit
0	1	SR active
1	0	SL active
1	1	Loading

74HC93 (Async counter - 4 bit)



(a) 74HC93 connected as a modulus-16 counter



(b) 74HC93 connected as a decade counter

RO(1) and RO(2)
act as CLR only when
 $RO(1) \cdot RO(2) = 1$

This is a 1 + 3 bit counter.


Q₀ is the output of the 1 bit (divide-by-2) counter.
rest are for the 3 bit

CLK A is for the 1 bit

CLK B is for the 3 bit

By connecting Q₀ to CLKB, we extend the counter.


74HC163 (Sync - 4bit)



Counter enables only when
 $ENT \cdot ENP = 1$
 otherwise inhibits.

RCO gives high when
 $Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 = 1$
 (when 15)

74HC190 (up/down - 10 modulus)



$\overline{D/U}$ for down/up mode
 \overline{CTEN} for enable (active low)

MAX/MIN gives 1 when

$Q_3 Q_2 Q_0 Q_1 + \overline{Q_3} \overline{Q_2} \overline{Q_1} \overline{Q_0} = 1$
 (when 0 or 15)