
Logic Gate:




# FUNCTIONS OF COMBINATIONAL LOGIC

CHAPTER 6

Sumaiyah Zahid

## HALF ADDER



#### TABLE 6-1

Half-adder truth table.

$\boldsymbol{A}$	В	$C_{ m out}$	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

 $\Sigma = \text{sum}$ 

 $C_{\text{out}} = \text{output carry}$ 

A and B = input variables (operands)

# HALF ADDER





FIGURE 6-2 Half-adder logic diagram.

## FULL ADDER



#### TABLE 6-2


Full-adder truth table.

$\boldsymbol{A}$	$\boldsymbol{B}$	$C_{\rm in}$	$C_{ m out}$	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

 $C_{\rm in}=$  input carry, sometimes designated as CI  $C_{\rm out}=$  output carry, sometimes designated as CO  $\Sigma=$  sum


A and B = input variables (operands)

# FULL ADDER




(b) Complete logic circuit for a full-adder (each half-adder is enclosed by a shaded area)


# FULL ADDER FROM 2 HALF ADDER




(a) Arrangement of two half-adders to form a full-adder



# 2 BIT ADDITION




## 4 BIT ADDITION



(a) Block diagram

FIGURE 6-9 A 4-bit parallel adder.



(b) Logic symbol

# 8 BIT ADDITION





FIGURE 6-11 Cascading of two 4-bit adders to form an 8-bit adder.


# HALF SUBTRACTOR




# FULL SUBTRACTOR

	Inputs	Outputs					
Α	В	Borrowin	Diff	Borrow			
0	0	0	0	0			
0	0	1	1	1			
0	1	0	1	1			
0	1	1	0	1			
1	0	0	1	0			
1	0	1	0	0			
1	1	0	0	0			
1	1	1	1	1			


# FULL SUBTRACTOR



## FULL SUBTRACTOR FROM HALF SUBTRACTOR




## BINARY SUBTRACTOR USING 2'S COMPLEMENT




#### THIS IS WHAT LEARNING LOGIC GATES FEELS LIKE




# BINARY MULTIPLICATION





# BINARY MULTIPLICATION




THAT'S

HILARIOUS!

11001011

# BINARY MULTIPLICATION





#### RIPPLE CARRY ADDERS

Solution is Look Ahead Carry Adder




FIGURE 6-14 A 4-bit parallel ripple carry adder showing "worst-case" carry propagation delays.

## COMPARATORS



FIGURE 6-18 Basic comparator operation.


#### COMPARATORS

#### **EXAMPLE 6-5**

Apply each of the following sets of binary numbers to the comparator inputs in Figure 6–20, and determine the output by following the logic levels through the circuit.

(a) 10 and 10

**(b)** 11 and 10



$$A_0 = 1$$

$$B_0 = 0$$

$$0 \rightarrow \text{not equal}$$


$$A_1 = 1$$

$$B_1 = 1$$

$$(b)$$

FIGURE 6-20

# 1 BIT COMPARATORS



# 4 BIT COMPARATORS

1. If A3 = 1 and B3 = 0, number A is greater than number B.

2. If A3 = 0 and B3 = 1, number A is less than number B.

3. If A3 = B3, then you must examine the next lower bit position for an inequality.




FIGURE 6–21 Logic symbol for a 4-bit comparator with inequality indication.

# 4 BIT COMPARATORS

#### **EXAMPLE 6-6**

Determine the A = B, A > B, and A < B outputs for the input numbers shown on the comparator in Figure 6–22.




FIGURE 6-22

#### DECODERS

Me : Ammi aj doston k sath sehri bahar karunga

Ammi:






#### DECODERS

A decoder is a digital circuit that detects the presence of a specified combination of bits (code) on its inputs and indicates the presence of that code by a specified output level.

a decoder has n input lines to handle n bits and from one to 2^n output lines

#### BASIC BINARY DECODER




Determine the logic required to decode the binary number 1011 by producing a HIGH level on the output.

## 4 BIT DECODER

To decode all possible combinations of four bits, sixteen decoding gates are required  $(2^4 = 16)$ .

**4-line-to-16-line decoder** because there are four inputs and sixteen outputs

1-of-16 decoder because for any given code on the inputs, one of the sixteen outputs is activated.



# 4 BIT DECODER

TABLE 6-4

Decoding functions and truth table for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs.

Decimal	I	Binar	y Inp	uts	<b>Decoding</b> Outputs																
Digit	A <sub>3</sub>	$A_2$	$A_1$	$A_0$	Function	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	$\overline{A}_3\overline{A}_2\overline{A}_1\overline{A}_0$	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	$\overline{A}_3\overline{A}_2\overline{A}_1A_0$	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	0	0	1	O	$\overline{A}_3\overline{A}_2A_1\overline{A}_0$	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
3	0	0	1	1	$\overline{A}_3\overline{A}_2A_1A_0$	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
4	0	1	0	0	$\overline{A}_3 A_2 \overline{A}_1 \overline{A}_0$	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
5	0	1	0	1	$\overline{A}_3 A_2 \overline{A}_1 A_0$	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
6	0	1	1	0	$\overline{A}_3 A_2 A_1 \overline{A}_0$	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
7	0	1	1	1	$\overline{A}_3 A_2 A_1 A_0$	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
8	1	0	0	0	$A_3\overline{A}_2\overline{A}_1\overline{A}_0$	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
9	1	0	0	1	$A_3\overline{A}_2\overline{A}_1A_0$	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
10	1	0	1	0	$A_3\overline{A}_2A_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
11	1	0	1	1	$A_3\overline{A}_2A_1A_0$	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
12	1	1	0	0	$A_3A_2\overline{A}_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
13	1	1	0	1	$A_3A_2\overline{A}_1A_0$	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
14	1	1	1	0	$A_3A_2A_1\overline{A}_0$	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
15	1	1	1	1	$A_3A_2A_1A_0$	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0


## HOME TASK

Design a 3-line-to-8-line decoder can be used for binary-to-octal decoding.

#### TABLE 6-5


BCD decoding functions.


Decimal		Decoding			
Digit	$A_3$	$A_2$	$A_1$	$A_0$	Function
0	0	0	0	0	$\overline{A}_3\overline{A}_2\overline{A}_1\overline{A}_0$
1	0	0	0	1	$\overline{A}_3\overline{A}_2\overline{A}_1A_0$
2	0	0	1	0	$\overline{A}_3\overline{A}_2A_1\overline{A}_0$
3	0	0	1	1	$\overline{A}_3\overline{A}_2A_1A_0$
4	0	1	0	0	$\overline{A}_3 A_2 \overline{A}_1 \overline{A}_0$
5	0	1	0	1	$\overline{A}_3 A_2 \overline{A}_1 A_0$
6	0	1	1	0	$\overline{A}_3 A_2 A_1 \overline{A}_0$
7	0	1	1	1	$\overline{A}_3A_2A_1A_0$
8	1	0	0	0	$A_3\overline{A}_2\overline{A}_1\overline{A}_0$
9	1	0	0	1	$A_3\overline{A}_2\overline{A}_1A_0$



#### **EXAMPLE 6-10**

If the input waveforms in Figure 6–32(a) are applied to the inputs of the 74HC42, show the output waveforms.







#### Related Problem

Construct a timing diagram showing input and output waveforms for the case where the BCD inputs sequence through the decimal numbers as follows: 0, 2, 4, 6, 8, 1, 3, 5, and 9.

# BCD TO 7-SEGMENT DECODER



# BCD TO 7-SEGMENT DECODER



# BCD TO 7-SEGMENT DECODER


	Inp	uts				Seg					
Α	В	С	D	а	b	С	d	e	f	g	
0	0	0	0	1	1	1	1	1	1	0	For display 0
0	0	0	1	0	1	1	0	0	0	0	For display 1
0	0	1	0	1	1	0	1	1	0	1	For display 2
0	0	1	1	1	1	1	1	0	0	1	For display 3
0	1	0	0	0	1	1	0	0	1	1	For display 4
0	1	0	1	1	0	1	1	0	1	1	For display 5
0	1	1	0	1	0	1	1	1	1	1	For display 6
0	1	1	1	1	1	1	0	0	0	0	For display 7
1	0	0	0	1	1	1	1	1	1	1	For display 8
1	0	0	1	1	1	1	1	0	1	1	For display 9
1	0	1	0	1	1	1	0	1	1	1	For display A
1	0	1	1	0	0	1	1	1	1	1	For display b
1	1	0	0	1	0	0	1	1	1	0	For display C For display d
1	1	0	1	0	1	1	1	1	0	1	For display G
1	1	1	0	1	0	0	1	1	1	1	For display F
1	1	1	1	1	0	0	0	1	1	1	. c. c.spidy i

### BCD TO 7-SEGMENT DECODER


For segment 'a'

CI AB	00	C'D 01	CD 11	CD' 10		
A'B' 00	° 1	1	<sup>3</sup> 1	1		
A'B 01	4	<sup>5</sup> 1	<sup>7</sup> 1	1		
AB 11	12	13	15 1	1 1		
AB' 10	1	<sup>9</sup> 1	11	10 1		
AB'C' + A'BD + AD' + A'C + BC + B'D'.						

	Inp	uts		Seg	ment
Α	В	С	D		a
0	0	0	0		1
0	0	0	1		0
0	0	1	0		1
0	0	1	1		1
0	1	0	0		0
0	1	0	1		1
0	1	1	0		1
0	1	1	1		1
1	0	0	0		1
1	0	0	1		1
1	0	1	0		1
1	0	1	1		0
1	1	0	0		1
1	1	0	1		0
1	1	1	0		1
1	1	1	1		1



### BCD TO 7-SEGMENT DECODER



https://electronics-fun.com/7-segment-hex-decoder/

### ENCODERS

Reverse Decoder

The process of converting from familiar symbols or numbers to a coded format is called encoding.

Applications: Keypad-binary numbers

## DECIMAL TO BCD ENCODERS




TABLE 6-6							
	BCD Code						
Decimal Digit	$A_3$	$A_2$	$A_1$	$A_0$			
0	0	0	0	0			
1	0	0	0	1			
2	0	0	1	0			
3	0	0	1	1			
4	0	1	0	0			
5	0	1	0	1			
6	0	1	1	0			
7	0	1	1	1			
8	1	0	0	0			
9	1	0	0	1			

## DECIMAL TO BCD ENCODERS




TABLE 6-6							
	BCD Code						
<b>Decimal Digit</b>	$A_3$	$A_2$	$A_1$	$A_0$			
0	0	0	0	0			
1	0	0	0	1			
2	0	0	1	0			
3	0	0	1	1			
4	0	1	0	0			
5	0	1	0	1			
6	0	1	1	0			
7	0	1	1	1			
8	1	0	0	0			
9	1	0	0	1			

### DECIMAL TO BCD PRIORITY ENCODERS

The priority function means that the encoder will produce a BCD output corresponding to the highest-order decimal digit input that is active.

For instance, if the 6 and the 3 inputs are both active, the BCD output is 0110 (which represents decimal 6).


### CODE CONVERTER

#### BCD-to-Binary Conversion:

- 1. The value, or weight, of each bit in the BCD number is represented by a binary number.
- 2. All of the binary representations of the weights of bits that are 1s in the BCD number are added.
- 3. The result of this addition is the binary equivalent of the BCD number.

The binary numbers representing the weights of the BCD bits are summed to produce the total binary number.

### BCD-TO-BINARY CONVERSION



	Tens Digit				Units	Digit		
Weight:	80	40	20	10	8	4	2	1
Bit designation:	$B_3$	$B_2$	$B_1$	$B_0$	$A_3$	$A_2$	$A_1$	A

#### TABLE 6-7

Binary representations of BCD bit weights.

		(MSB)		<b>Binary Representation</b>				(LSB)
BCD Bit BCD Weight	BCD Weight	64	32	16	8	4	2	1
$A_0$	1	0	0	0	0	0	0	1
$A_1$	2	0	0	0	0	0	1	0
$A_2$	4	0	0	0	0	1	0	0
$A_3$	8	0	0	0	1	0	0	0
$B_0$	10	0	0	0	1	0	1	0
$B_1$	20	0	0	1	0	1	0	0
$B_2$	40	0	1	0	1	0	0	0
$B_3$	80	1	0	1	0	0	0	0

### BINARY-TO-GRAY AND GRAY-TO-BINARY CONVERSION





FIGURE 6-40 Four-bit binary-to-Gray conversion logic. Open file F06-40 to verify operation.



MultiSim FIGURE 6-41 Four-bit Gray-to-binary conversion logic. Open file F06-41 to verify operation.

How many exclusive-OR gates are required to convert 8-bit binary to Gray?


Allows digital information from several sources to be routed onto a single line for transmission over that line to a common destination.

It has several data-input lines and a single output line.

It also has data-select inputs, which permit digital data on any one of the inputs to be switched to the output line.

Also known as data selectors.

Applications: Router, Telephone Network, Computer memory




#### TABLE 6-8

Data selection for a 1-of-4-multiplexer.

Data-Se	lect Inputs	
$S_1$	$S_0$	Input Selected
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

The data output is equal to  $D_0$  only if  $S_1 = 0$  and  $S_0 = 0$ :  $Y = D_0 \overline{S}_1 \overline{S}_0$ . The data output is equal to  $D_1$  only if  $S_1 = 0$  and  $S_0 = 1$ :  $Y = D_1 \overline{S}_1 S_0$ . The data output is equal to  $D_2$  only if  $S_1 = 1$  and  $S_0 = 0$ :  $Y = D_2 S_1 \overline{S}_0$ . The data output is equal to  $D_3$  only if  $S_1 = 1$  and  $S_0 = 1$ :  $Y = D_3 S_1 S_0$ .







$$Y = D_0 \overline{S}_1 \overline{S}_0 + D_1 \overline{S}_1 S_0 + D_2 S_1 \overline{S}_0 + D_3 S_1 S_0$$

#### **EXAMPLE 6-14**


The data-input and data-select waveforms in Figure 6–45(a) are applied to the multiplexer in Figure 6–44. Determine the output waveform in relation to the inputs.






#### **EXAMPLE 6-14**


The data-input and data-select waveforms in Figure 6–45(a) are applied to the mul plexer in Figure 6–44. Determine the output waveform in relation to the inputs.



## 8 BIT MUX IC



## 16 BIT MUX USING 8 BIT MUX IC




### HOME TASK

Make a block diagram to implement 16 bit MUX using 4 bit MUX IC.

#### **EXAMPLE 6-16**

Implement the logic function specified in Table 6–9 by using a 74HC151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.


	Inputs		Output
$A_2$	$A_1$	$A_0$	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



#### **EXAMPLE 6-17**

Implement the logic function in Table 6–10 by using a 74HC151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.

TABLE 6-10								
Decimal		Output						
Digit	$A_3$	$A_2$	$A_1$	$A_0$	Y			
0	0	0	0	0	0			
1	0	0	0	1	1			
2	0	0	1	0	1			
3	0	0	1	1	0			
4	0	1	0	0	0			
5	0	1	0	1	1			
6	0	1	1	0	1			
7	0	1	1	1	1			
8	1	0	0	0	1			
9	1	0	0	1	0			
10	1	0	1	0	1			
11	1	0	1	1	0			
12	1	1	0	0	1			
13	1	1	0	1	1			
14	1	1	1	0	0			
15	1	1	1	1	1			




## DE-MULTIPLEXERS (DEMUX)


A (DEMUX) basically is reverse multiplexer.


It takes digital information from one line and distributes it to a given number of output lines.

Also known as a data distributor.



# DE-MULTIPLEXERS (DEMUX)





The decoder used as a demultiplexer.

Applications: Router, FM radio, Serial-to-Parallel Converter