


COMBINATIONAL LOGIC ANALYSIS









CHAPTER 5

Sumaiyah Zahid

NAND GATE AS A UNIVERSAL GATE





NOR GATE AS A UNIVERSAL GATE



AND OR LOGIC

An AND-OR circuit directly implements an SOP expression, assuming the complements (if any) of the variables are available.



(b) ANSI standard rectangular outline symbol

AND OR LOGIC

EXAMPLE 5-1


In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltage when the level of chemical in the tank drops below a specified point.

Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point.

EXAMPLE 5-1


In a certain chemical-processing plant, a liquid chemical is used in a manufacturing process. The chemical is stored in three different tanks. A level sensor in each tank produces a HIGH voltage when the level of chemical in the tank drops below a specified point.

Design a circuit that monitors the chemical level in each tank and indicates when the level in any two of the tanks drops below the specified point.



AND OR INVERT LOGIC

POS expressions can be implemented with AND-OR-Invert logic.



AND OR INVERT LOGIC

EXAMPLE 5-2


The sensors in the chemical tanks of Example 5-1 are being replaced by a new model that produces a LOW voltage instead of a HIGH voltage when the level of the chemical in the tank drops below a critical point.

Modify the circuit in Figure 5-2 to operate with the different input levels and still produce a HIGH output to activate the indicator when the level in any two of the tanks drops below the critical point. Show the logic diagram.


EXAMPLE 5-2

The sensors in the chemical tanks of Example 5-1 are being replaced by a new model that produces a LOW voltage instead of a HIGH voltage when the level of the chemical in the tank drops below a critical point.

Modify the circuit in Figure 5-2 to operate with the different input levels and still produce a HIGH output to activate the indicator when the level in any two of the tanks drops below the critical point. Show the logic diagram.



EXCLUSIVE-OR LOGIC




(a) Logic diagram

$$X = A \oplus B$$




(b) ANSI distinctive
shape symbol




(c) ANSI rectangular
outline symbol

EXCLUSIVE-NOR LOGIC



(a) $X = \overline{A\overline{B}} + \overline{\overline{A}B}$



(b) $X = \overline{\overline{A}}\overline{B} + \overline{A}B$

EXCLUSIVE-OR LOGIC

EXAMPLE 5-3

Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.




FIGURE 5-7 Even-parity generator.

EXCLUSIVE-OR LOGIC

EXAMPLE 5-4

Use exclusive-OR gates to implement an even-parity checker for the 5-bit code generated by the circuit in Example 5-3.




FIGURE 5-8 Even-parity checker.

IMPLEMENTING COMBINATIONAL LOGIC

EXAMPLE 5-6

Develop a logic circuit with four input variables that will only produce a 1 output when exactly three input variables are 1s.



IMPLEMENTING COMBINATIONAL LOGIC

EXAMPLE 5-7

Reduce the combinational logic circuit in Figure 5-14 to a minimum form.




FIGURE 5-14

Open file F05-14 to verify that this circuit is equivalent to the gate in Figure 5-15.


MultiSim





IMPLEMENTING COMBINATIONAL LOGIC

EXAMPLE 5-8



Minimize the combinational logic circuit in Figure 5-16. Inverters for the complemented variables are not shown.



PULSE WAVEFORM OPERATION





PULSE WAVEFORM OPERATION





$$X = \overline{A(B + C)} = \overline{AB + AC}$$



PULSE WAVEFORM OPERATION





PULSE WAVEFORM OPERATION



PULSE WAVEFORM OPERATION




PULSE WAVEFORM OPERATION



PULSE WAVEFORM OPERATION

30. For the input waveforms in Figure 5–61, what logic circuit will generate the output waveform shown?



PULSE WAVEFORM OPERATION

31. Repeat Problem 30 for the waveforms in Figure 5-62.

