



Half Adder:



Date: _____

(Q) Full Adder



$$\begin{array}{c} \textcircled{(A \oplus B) \oplus Cin} \quad \textcircled{(A \cdot B) + (A \oplus B) \cdot Cin} \\ \hline \end{array}$$


A	B	Cin	S	Cout	
0	0	0	0	0	$Cout = \bar{A}\bar{B}C_{in} + A\bar{B}C_{in} +$
0	0	1	1	0	$A\bar{B}C_{in} + AB\bar{C}_{in}$
0	1	0	1	0	$= \bar{A}\bar{B}(C_{in} \bar{C}_{in}(\bar{A}B + A\bar{B}))$
0	1	1	0	1	$+ AB(C_{in} + C_{in})$
1	0	0	1	0	$= C_{in}(A \oplus B) + AB$
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

$$\begin{aligned} \text{Min terms} &= \bar{A}\bar{B}C_{in} + \bar{A}BC_{in} + \bar{ABC}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \\ (\text{Sum}) &= C_{in}(\bar{A}\bar{B} + AB) + \bar{C}_{in}(\bar{A}B + A\bar{B}) \\ &= C_{in}(A \oplus B) + \bar{C}_{in}(A \oplus B) \\ &= C_{in} \oplus (A \oplus B) \end{aligned}$$

Date: _____

Half Adder: $\bar{A}B + A\bar{B} = A \oplus B$



$$\begin{array}{ccccc} A & B & \Sigma & C_{out} \\ \hline 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 \end{array}$$




Full Adder:

$$\Sigma = (A \oplus B) \oplus C_{in}$$

$$C_{out} = AB + (A \oplus B)C_{in}$$





Cascading (When more than 1 IC used):



Adding binary numbers with more than one bit

Date: _____

$$A = 01011111 + B = 11011001$$




2's-COMPLEMENT SYSTEM

Addition


Positive and negative numbers, including the sign bits, can be added together in the basic parallel-adder circuit when the negative numbers are in 2's-complement form.

for the addition of -3 and $+6$. The -3 is represented in its 2's-complement form as 1101

Parallel adder used to add $+$ and $-$ numbers in 2's-complement system.



Subtraction



Parallel adder used to perform subtraction $(A - B)$ using the 2's-complement system. The bits of the subtrahend (B) are inverted, and $C_0 = 1$ to produce the 2's complement.

1. $+4$ is stored in the A register as 0100.
2. $+6$ is stored in the B register as 0110.
3. The inverted outputs of the B -register FFs (1001) are fed to the adder.
4. The parallel-adder circuitry adds $[A] = 0100$ to $[\bar{B}] = 1001$ along with a carry, $C_0 = 1$, into the LSB. The operation is shown below.

$$\begin{array}{r}
 & 1 \leftarrow C_0 \\
 0100 & \leftarrow [A] \\
 + 1001 & \leftarrow [\bar{B}] \\
 \hline
 1110 & \leftarrow [\Sigma] = [A] - [B]
 \end{array}$$

Write the function table for a half subtractor (input A and B, output DIFF and CARRY). From the function table, design two logic circuits that will act as half subtractor.

	A	B	DIFF	CARRY (BORROW)
	0	0	0	0
	0	1	1	1
	1	0	1	0
	1	1	0	0

```

graph LR
    A((A)) --> AND[AND]
    B((B)) --> AND
    AND --> DIFF[DIFF]
    B --> INV[Inverter]
    INV --> OR[OR]
    A --> OR
    OR --> CARRY[CARRY]
  
```



```

graph LR
    A((A)) --> AND[AND]
    B((B)) --> AND
    AND --> DIFF[DIFF]
    B --> INV[Inverter]
    INV --> OR[OR]
    A --> OR
    OR --> N1(( ))
    AND --> N1
    N1 --> CARRY[CARRY]
  
```

MIGHTY PAPER PRODUCT


Date: _____

Comparator:


A	B	$A < B$	$A = B$	$A > B$	$A < B$	$A = B$	$A > B$
0	0	1	0	0	1	0	0
0	1	0	1	1	0	0	1
1	0	0	0	1	0	1	0
1	1	0	1	1	0	1	0

4 bit numbers

$\bar{A}B$ $\bar{A}\bar{B} + A\bar{B}$ $A\bar{B}$




Necessary to mention LSB and MSB




Binary-to-Gray and Gray-to-Binary Conversion

There are various code converters that change one code to another. Two examples are the four bit binary-to-Gray converter and the Gray-to-binary converter.

Four-bit binary-to-Gray conversion logic.



Four-bit Gray-to-binary conversion logic.






Date: _____


Decoder

Binary to decimal

Active High



0 1 2 0




Indicates presence of specified code on its inputs

If NAND used instead of AND, LOW output will indicate presence of code.

Date: _____


4-Bit Decoder: ~~inputs~~ combinations
 4×16





EXAMPLE

A certain application requires that a 5-bit number be decoded. Use 74HC154 decoders to implement the logic. The binary number is represented by the format $A_4A_3A_2A_1A_0$.

Since the 74HC154 can handle only four bits, two decoders must be used to decode five bits. The fifth bit, A_4 , is connected to the chip select inputs, CS_1 and CS_2' , of one decoder, and A_4 is connected to the CS_1' and CS_2 inputs of the other decoder, as shown in Figure . When the decimal number is 15 or less, $A_4 = 0$, the low-order decoder is enabled, and the high-order decoder is disabled. When the decimal number is greater than 15, $A_4 = 1$ so $A_4' = 0$, the high-order decoder is enabled, and the low-order decoder is disabled.



The 74HC42 is an integrated circuit BCD-to-decimal decoder.




The BCD-to-7-Segment Decoder

The BCD-to-7-segment decoder accepts the BCD code on its inputs and provides outputs to drive 7-segment display devices to produce a decimal readout. The logic diagram for a basic 7-segment decoder is shown in Figure 6-34.

Another useful decoder is the 74LS47. This is a BCD-to-seven segment display with active LOW outputs.

The $a-g$ outputs are designed for much higher current than most devices (hence the word driver in the name).




15. Implement the following Boolean function using the decoder.

$$F(A, B, C, D) = \Sigma (1, 2, 3, 7, 9, 13, 15)$$


Date: _____

15.



17. Implement a full adder circuit by using:


(a) 3 - to - 8 line Decoder



Date: _____

Encoder:

		A_{20}	A_{21}	A_{22}	X	(D)
0		0	0	0		(1)
1		0	0	1		(2)
2		0	1	0		(3)
3	A_0	0	1	1		(4)
4	A_1	0	1	1		(5)
5	A_2	1	0	0		(6)
6		1	0	1		(7)
7		1	1	0		
		1	1	1		



Date: _____

BCD To Decimal Decimal to BCD.

$A_3 \ A_2 \ A_1 \ A_0$ Decimal

A_3	A_2	A_1	A_0	Decimal	8-3 Encoder
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	2	2
0	0	1	1	3	2, 1
0	1	0	0	4	3, 4
0	1	0	1	5	4
0	1	1	0	6	5
0	1	1	1	7	6
1	0	0	0	8	7
1	0	0	1	9	

0

1

2

3

4

5

6

7

8

9

A_0


A_1

A_2

A_3

MIGHTY PAPER PRODUCT


The 74LS148 can be expanded to a 16-line-to-4-line encoder by connecting the EO of the higher-order encoder to the EI of the lower-order encoder and negative-ORing the corresponding binary outputs as shown in Figure . The EO is used as the fourth and MSB. This particular configuration produces active-HIGH outputs for the 4-bit binary number.



A 16-line-to-4 line encoder using 74LS148s and external logic.

Date: _____

Multiplexer (MUX):



when $S=0, X=D_0$

when $S=1, X=D_1$


$$X = \bar{S}D_0 + SD_1$$

If 4-bit input


S_1	S_0	X	
0	0	D_0	$X = \bar{S}_1\bar{S}_0D_0 + \bar{S}_1S_0D_1 + S_1\bar{S}_0D_2 +$
0	1	D_1	$S_1S_0D_3$
1	0	D_2	
1	1	D_3	

Date: _____


Cascading MUX:



Q: Implement using MUX
 $f(A, B, C) = \sum(0, 1, 3, 4)$



Applications A 7-Segment Display Multiplexer





Date: _____

Full Adder:

A	B	Cin	Sum	Cout		
0	0	0	0	0	Sum = Cin	Cout = 0
0	0	1	1	0		
1	0	1	1	0	Sum = Cin	Cout = Cin
0	1	1	0	1		
1	1	0	1	0	Sum = \bar{Cin}	Cout = Cin
1	0	1	0	1		
1	1	0	0	1	Sum = Cin	Cout = 1
1	1	1	1	1		

Implementation using 4x1 Mux



Date: _____


4-Bit Implementation Using Mux: If restricted to use 8×1 only
 $\text{Q: } f(A, B, C, D) = \sum(0, 1, 2, 4, 10, 11, 12, 13, 14)$

	A	B	C	D	X		
0	0	0	0	0	1	$x=1$	$A \rightarrow S_0$
	0	0	0	1	1		$B \rightarrow S_1$
1	0	0	1	0	1	$x=\bar{D}$	$C \rightarrow S_2$
	0	0	1	1	0		$X \leftarrow$
2	0	1	0	0	0	$x=0$	$D \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
	0	1	0	1	0		$8 \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
3	0	1	1	0	0	$x=0$	$V_{cc} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
	0	1	1	1	0		$2 \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
4	1	0	0	0	0	$x=D$	$3 \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1}$
	1	0	0	1	1		$4 \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1}$
5	1	0	1	0	1	$x=1$	$5 \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
	1	0	1	1	1		$6 \boxed{0} \boxed{1} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
6	1	1	0	0	1	$x=1$	$7 \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0}$
	1	1	0	1	1		
7	1	1	1	0	1	$x=\bar{D}$	
	1	1	1	1	0		

Demultiplexers

A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs.

The 74LS138 was introduced previously as a decoder but can also serve as a DEMUX. When connected as a DEMUX, data is applied to one of the enable inputs, and routed to the selected output line depending on the select variables. Note that the outputs are active-LOW as illustrated in the following example...



Section 6-9 Demultiplexers

31. Develop the total timing diagram (inputs and outputs) for a 74HC154 used in a demultiplexing application in which the inputs are as follows: The data-select inputs are repetitively sequenced through a straight binary count beginning with 0000, and the data input is a serial data stream carrying BCD data representing the decimal number 2468. The least significant digit (8) is first in the sequence, with its LSB first, and it should appear in the first 4-bit positions of the output.

Date: _____

14.

S_0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
S_1	0	0	1	1	0	0	1	1	0	1	0	1	1	0	0
S_2	0	0	0	1	1	1	1	0	0	0	0	1	1	1	0
S_3	0	0	0	0	0	1	0	1	1	1	1	1	1	1	0
Data in	0	0	0	1	0	1	1	0	0	0	1	0	0	1	0
D_0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0
D_1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
D_2	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
D_3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D_4	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
D_5	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D_6	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D_7	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
D_8	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
D_9	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
D_{10}	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D_{11}	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
D_{12}	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
D_{13}	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D_{14}	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
D_{15}	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
LSD	=	D_3	D_2	D_1	D_0										
MSD	=	D_{15}	D_{14}	D_{13}	D_{12}										