
EE-227 Digital Logic Design

SPRING-2019



Course Instructor: Engr. Khalid Iqbal Soomro

The Inverter

Figure 3–2 shows the output of an inverter for a pulse input, where $t_1 \& t_2$ indicate the corresponding points on the input & output pulse waveforms.

When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW, thereby producing an inverted output pulse.





FIGURE 3–2 Inverter operation with a pulse input.

The Inverter



The inverter performs the Boolean **NOT** operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW.

Input	Output
\overline{A}	X
LOW (0) HIGH (1)	HIGH (1) LOW(0)

The **NOT** operation (complement) is shown with an overbar. Thus, the Boolean expression for an inverter is $X = \overline{A}$.

Timing Diagrams

Recall from Chapter 1 that a timing diagram is basically a graph that accurately displays the relationship of two or more waveforms with respect to each other on a time basis.

For example, the time relationship of the output pulse to the input pulse in Figure 3–2 can be shown with a simple timing diagram by aligning the two pulses so that the occurrences of the pulse edges appear in the proper time relationship.

The rising edge of the input pulse and the falling edge of the output pulse occur at the same time (ideally). Similarly, the falling edge of the input pulse and the rising edge of the output pulse occur at the same time (ideally).

Timing Diagrams

This timing relationship is shown in Figure 3–3. In practice, there is a very small delay from the input transition until the corresponding output transition. Timing diagrams are especially useful for illustrating the time relationship of digital waveforms with multiple pulses.

A timing diagram shows how two or more waveforms relate in time.




FIGURE 3–3 Timing diagram for the case in Figure 3–2.

EXAMPLE 3-1

A waveform is applied to an inverter in Figure 3–4. Determine the output waveform corresponding to the input and show the timing diagram. According to the placement of the bubble, what is the active output state?




FIGURE 3-4

Solution

The output waveform is exactly opposite to the input (inverted), as shown in Figure 3–5, which is the basic timing diagram. The active or asserted output state is **0**.




FIGURE 3-5

Logic Expression for an Inverter

In **Boolean algebra**, which is the mathematics of logic circuits and will be covered thoroughly in Chapter 4, a variable is generally designated by one or two letters although there can be more. Letters near the beginning of the alphabet usually designate inputs, while letters near the end of the alphabet usually designate outputs. The **complement** of a variable is designated by a bar over the letter. A variable can take on a value of either 1 or 0. If a given variable is 1, its complement is 0 and vice versa.

The operation of an inverter (NOT circuit) can be expressed as follows: If the input variable is called *A* and the output variable is called *X*, then


$$X = \overline{A}$$

This expression states that the output is the complement of the input, so if A = 0, then X = 1, and if A = 1, then X = 0. Figure 3–6 illustrates this. The complemented variable \overline{A} can be read as "A bar" or "not A."

$$A \longrightarrow X = \overline{A}$$

FIGURE 3-6 The inverter complements an input variable.

Inverter Application




Example waveforms:

A X

A group of inverters can be used to form the 1's complement of a binary number:

Binary number



The term gate was introduced in Chapter 1 and is used to describe a circuit that performs a basic logic operation. The AND gate is composed of two or more inputs and a single output, as indicated by the standard logic symbols shown in Figure 3–8.


 $A \longrightarrow X$

 $A \longrightarrow A$ $B \longrightarrow A$

(a) Distinctive shape

(b) Rectangular outline with the AND (&) qualifying symbol

Inputs are on the left, and the output is on the right in each symbol. Gates with two inputs are shown; however, an AND gate can have any number of inputs greater than one.




$$\frac{A}{B}$$
 & X

The **AND** gate produces a HIGH output when all inputs are HIGH; otherwise, the output is LOW. For a 2-input gate,


the truth table is

Inputs	Output
A B	X
0 0	0
0 1	0
1 0	0
1 1	1

The **AND** operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the AND operation is written as $X = A \cdot B$ or X = AB.



Example waveforms:



The AND operation is used in computer programming as a selective mask. If you want to retain certain bits of a binary number but reset the other bits to 0, you could set a mask with 1's in the position of the retained bits.



If the binary number 10100011 is ANDed with the mask 00001111, what is the result? 00000011

EXAMPLE 3-2

TABLE 3-3

	Inputs		Output
A	В	C	X
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

- (a) Develop the truth table for a 3-input AND gate.
- (b) Determine the total number of possible input combinations for a 4-input AND gate.


Solution

- (a) There are eight possible input combinations ($2^3 = 8$) for a 3-input AND gate. The input side of the truth table (Table 3–3) shows all eight combinations of three bits. The output side is all 0s except when all three input bits are 1s.
- (b) $N = 2^4 = 16$. There are 16 possible combinations of input bits for a 4-input AND gate.

Related Problem

Develop the truth table for a 4-input AND gate.

Let's examine the waveform operation of an AND gate by looking at the inputs with respect to each other in order to determine the output level at any given time. In Figure 3–10,




inputs A and B are both HIGH (1) during the time interval, t_1 , making output X HIGH (1) during this interval. During time interval t_2 , input A is LOW (0) and input B is HIGH (1), so the output is LOW (0). During time interval t_3 , both inputs are HIGH (1) again, and therefore the output is HIGH (1).

During time interval t_4 , input A is HIGH (1) and input B is LOW (0), resulting in a LOW (0) output. Finally, during time interval t_5 , input A is LOW (0), input B is LOW (0), and the output is therefore LOW (0).

As you know, a diagram of input and output waveforms showing time relationships is called a timing diagram.

EXAMPLE 3-3

If two waveforms, *A* and *B*, are applied to the AND gate inputs as in Figure 3–11, what is the resulting output waveform?



A and B are both HIGH during these four time intervals; therefore, X is HIGH.

FIGURE 3-11

Solution

The output waveform X is HIGH only when both A and B waveforms are HIGH as shown in the timing diagram in Figure 3–11.

AND Gate Application

A Seat Belt Alarm System

In Figure 3–17, an AND gate is used in a simple automobile seat belt alarm system to detect when the ignition switch is on and the seat belt is unbuckled.




FIGURE 3–17 A simple seat belt alarm circuit using an AND gate.

AND Gate Applications

If the ignition switch is on, a HIGH is produced on input A of the AND gate. If the seat belt is not properly buckled, a HIGH is produced on input B of the AND gate.

Also, when the ignition switch is turned on, a timer is started that produces a HIGH on input C for 30 s.

If all three conditions exist—that is, if the ignition is on and the seat belt is unbuckled and the timer is running—the output of the AND gate is HIGH, and an audible alarm is energized to remind the driver.

The OR Gate

$$A \longrightarrow X$$

$$A \longrightarrow X$$
 $B \longrightarrow X$


The **OR gate** produces a HIGH output if any input is HIGH; if all inputs are LOW, the output is LOW. For a 2-input gate,

the truth table is

Inputs	Output
A B	X
0 0	0
0 1	1
1 0	1
1 1	1


The **OR** operation is shown with a plus sign (+) between the variables. Thus, the OR operation is written as X = A + B.

The OR Gate



$$A \longrightarrow X$$
 $B \longrightarrow X$

Example waveforms:



The OR operation can be used in computer programming to set certain bits of a binary number to 1.


Example

ASCII letters have a 1 in the bit 5 position for lower case letters and a 0 in this position for capitals. (Bit positions are numbered from right to left starting with 0.) What will be the result if you OR an ASCII letter with the 8-bit mask 00010000?



The resulting letter will be lower case.

Now let's look at the operation of an OR gate with pulse waveform inputs, keeping in mind its logical operation. Again, the important thing in the analysis of gate operation with pulse waveforms is the time relationship of all the waveforms involved.



For example, in Figure 3–20, inputs A and B are both HIGH (1) during time interval t_1 , making output X HIGH (1).


During time interval t₂, input A is LOW (0), but because input B is HIGH (1), the output is HIGH (1).

Both inputs are LOW (0) during time interval t_3 , so there is a LOW (0) output during this time.

During time interval t_4 , the output is HIGH (1) because input A is HIGH (1).

EXAMPLE 3-7

If the two input waveforms, *A* and *B*, in Figure 3–21 are applied to the OR gate, what is the resulting output waveform?



When either input or both inputs are HIGH, the output is HIGH.

Solution

The output waveform *X* of a 2-input OR gate is HIGH when either or both input waveforms are HIGH as shown in the timing diagram. In this case, both input waveforms are never HIGH at the same time.

OR Gate Application

A simplified portion of an intrusion detection and alarm system is shown in Figure 3–25. This system could be used for one room in a home—a room with two windows and a door.




FIGURE 3–25 A simplified intrusion detection system using an OR gate.

OR Gate Application

The sensors are magnetic switches that produce a HIGH output when open and a LOW output when closed.

As long as the windows and the door are secured, the switches are closed and all three of the OR gate inputs are LOW.


When one of the windows or the door is opened, a HIGH is produced on that input to the OR gate and the gate output goes HIGH. It then activates and latches an alarm circuit to warn of the intrusion.

The NAND gate is a popular logic element because it can be used as a universal gate; that is, NAND gates can be used in combination to perform the AND, OR, and inverter operations.

The term NAND is a contraction of NOT-AND and implies an AND function with a complemented (inverted) output.


The standard logic symbol for a 2-input NAND gate and its equivalency to an AND gate followed by an inverter are shown in Figure 3–26(a), where the symbol \equiv means equivalent to.

A rectangular outline symbol is shown in part (b).



(a) Distinctive shape, 2-input NAND gate and its NOT/AND equivalent (b) Rectangular outline, 2-input NAND gate with polarity indicator

FIGURE 3–26 Standard NAND gate logic symbols





$$A \longrightarrow A \longrightarrow X$$
 $B \longrightarrow A \longrightarrow X$

The **NAND** gate produces a LOW output when all inputs are HIGH; otherwise, the output is HIGH. For a 2-input gate, the truth table is


Inputs	Output
A B	X
0 0	1
0 1	1
1 0	1
1 1	0

The **NAND** operation is shown with a dot between the variables and an overbar covering them. Thus, the NAND operation is written as $X = \overline{A \cdot B}$ (Alternatively, $X = \overline{AB}$)





Example waveforms:




The NAND gate is particularly useful because it is a "universal" gate – all other basic gates can be constructed from NAND gates.

Question

How would you connect a 2-input NAND gate to form a basic inverter?

EXAMPLE 3-10

If the two waveforms A and B shown in Figure 3–28 are applied to the NAND gate inputs, determine the resulting output waveform.



A and B are both HIGH during these four time intervals; therefore, X is LOW.

FIGURE 3-28

Solution

Output waveform X is LOW only during the four time intervals when both input waveforms A and B are HIGH as shown in the timing diagram.

Negative-OR Equivalent Operation of a NAND Gate:

Inherent in a NAND gate's operation is the fact that one or more LOW inputs produce a HIGH output. Table 3–7 shows that output X is HIGH (1) when any of the inputs, A and B, is LOW (0).

From this viewpoint, a NAND gate can be used for an OR operation that requires one or more LOW inputs to produce a HIGH output. This aspect of NAND operation is referred to as negative-OR.

The term negative in this context means that the inputs are defined to be in the active or asserted state when LOW.

For a 2-input NAND gate performing a negative-OR operation, output X is HIGH when either input A or input B is LOW, or when both A and B are LOW.

When a NAND gate is used to detect one or more LOWs on its inputs rather than all HIGHs, it is performing the negative-OR operation and is represented by the standard logic symbol shown in Figure 3–30.

FIGURE 3–30 ANSI/IEEE standard symbols representing the two equivalent operations of a NAND gate.

EXAMPLE 3-12

Two tanks store certain liquid chemicals that are required in a manufacturing process. Each tank has a sensor that detects when the chemical level drops to 25% of full. The sensors produce a HIGH level of 5 V when the tanks are more than one-quarter full. When the volume of chemical in a tank drops to one-quarter full, the sensor puts out a LOW level of 0 V.

It is required that a single green light-emitting diode (LED) on an indicator panel show when both tanks are more than one-quarter full. Show how a NAND gate can be used to implement this function.

Solution

Figure 3–31 shows a NAND gate with its two inputs connected to the tank level sensors and its output connected to the indicator panel. The operation can be stated as follows: If tank *A and* tank *B* are above one-quarter full, the LED is on.


FIGURE 3-31

As long as both sensor outputs are HIGH (5 V), indicating that both tanks are more than one-quarter full, the NAND gate output is LOW (0 V). The green LED circuit is connected so that a LOW voltage turns it on. The resistor limits the LED current.

The NOR Gate

The term NOR is a contraction of NOT-OR and implies an OR function with an inverted (complemented) output.


The standard logic symbol for a 2-input NOR gate and its equivalent OR gate followed by an inverter are shown in Figure 3–34(a). A rectangular outline symbol is shown in part (b).



(a) Distinctive shape, 2-input NOR gate and its NOT/OR equivalent (b) Rectangular outline, 2-input NOR gate with polarity indicator

FIGURE 3–34 Standard NOR gate logic symbols

The NOR Gate




$$A \longrightarrow 1$$
 $B \longrightarrow X$


The **NOR gate** produces a LOW output if any input is HIGH; if all inputs are HIGH, the output is LOW. For a 2-input gate, the truth table is

Inputs	Output
A B	X
0 0	1
0 1	0
1 0	0
1 1	0


The **NOR** operation is shown with a plus sign (+) between the variables and an overbar covering them. Thus, the NOR operation is written as $X = \overline{A + B}$.

The NOR Gate






Example waveforms:



The NOR operation will produce a LOW if any input is HIGH.

Example

When is the LED ON for the circuit shown?



Solution

The LED will be on when any of the four inputs are HIGH.

EXAMPLE 3-15

If the two waveforms shown in Figure 3–36 are applied to a NOR gate, what is the resulting output waveform?




FIGURE 3-36

Solution

Whenever any input of the NOR gate is HIGH, the output is LOW as shown by the output waveform X in the timing diagram.

Negative-AND Equivalent Operation of the NOR Gate

A NOR gate, like the NAND, has another aspect of its operation that is inherent in the way it logically functions.

The truth table shows that a HIGH is produced on the gate output only when all of the inputs are LOW.

From this viewpoint, a NOR gate can be used for an AND operation that requires all LOW inputs to produce a HIGH output.

This aspect of NOR operation is called negative-AND.

The term negative in this context means that the inputs are defined to be in the active or asserted state when LOW.

For a 2-input NOR gate performing a negative-AND operation, output X is HIGH only when both inputs A and B are LOW.

When a NOR gate is used to detect all LOWs on its inputs rather than one or more HIGHs, it is performing the negative-AND operation and is represented by the standard symbol in Figure 3–38.

Remember that the two symbols in Figure 3–38 represent the same physical gate and serve only to distinguish between the two modes of its operation.

FIGURE 3–38 Standard symbols representing the two equivalent operations of a NOR gate.

EXAMPLE 3-19

For the 4-input NOR gate operating as a negative-AND in Figure 3-41, determine the output relative to the inputs.




FIGURE 3-41

Solution

Any time all of the input waveforms are LOW, the output is HIGH as shown by output waveform *X* in the timing diagram.

EXAMPLE 3-18

As part of an aircraft's functional monitoring system, a circuit is required to indicate the status of the landing gears prior to landing. A green LED display turns on if all three gears are properly extended when the "gear down" switch has been activated in preparation for landing. A red LED display turns on if any of the gears fail to extend properly prior to landing. When a landing gear is extended, its sensor produces a LOW voltage. When a landing gear is retracted, its sensor produces a HIGH voltage. Implement a circuit to meet this requirement.

Solution

Power is applied to the circuit only when the "gear down" switch is activated. Use a NOR gate for each of the two requirements as shown in Figure 3–40. One NOR gate operates as a negative-AND to detect a LOW from each of the three landing gear sensors. When all three of the gate inputs are LOW, the three landing gears are properly extended and the

resulting HIGH output from the negative-AND gate turns on the green LED display. The other NOR gate operates as a NOR to detect if one or more of the landing gears remain retracted when the "gear down" switch is activated. When one or more of the landing gears remain retracted, the resulting HIGH from the sensor is detected by the NOR gate, which produces a LOW output to turn on the red LED warning display.




FIGURE 3-40

The XOR Gate

Standard symbols for an exclusive-OR (XOR for short) gate are shown in Figure 3–42.

The XOR gate has only two inputs. The exclusive-OR gate performs addition.

The output of an exclusive-OR gate is HIGH only when the two inputs are at opposite logic levels. This operation can be stated as follows with reference to inputs A and B and output X:

$$A \longrightarrow X$$
 $A \longrightarrow B$ $= 1$

(a) Distinctive shape

(b) Rectangular outline

FIGURE 3–42 Standard logic symbols for the exclusive-OR gate.

The XOR Gate

$$A \longrightarrow X$$

$$A \longrightarrow B \longrightarrow X$$

The **XOR gate** produces a HIGH output only when both inputs are at opposite logic levels. The truth table is

Inputs	Output
A B	X
0 0	0
0 1	1
1 0	1
1 1	0


The **XOR** operation is written as X = AB + AB. Alternatively, it can be written with a circled plus sign between the variables as $X = A \oplus B$.

The XOR Gate

$$A \longrightarrow X$$

$$A \longrightarrow = 1$$
 X

Example waveforms:



Notice that the XOR gate will produce a HIGH only when exactly one input is HIGH.

Question

If the *A* and *B* waveforms are both inverted for the above waveforms, how is the output affected?

There is no change in the output.

EXAMPLE 3-20

A certain system contains two identical circuits operating in parallel. As long as both are operating properly, the outputs of both circuits are always the same. If one of the circuits fails, the outputs will be at opposite levels at some time. Devise a way to monitor and detect that a failure has occurred in one of the circuits.

Solution

The outputs of the circuits are connected to the inputs of an XOR gate as shown in Figure 3-44. A failure in either one of the circuits produces differing outputs, which cause the XOR inputs to be at opposite levels. This condition produces a HIGH on the output of the XOR gate, indicating a failure in one of the circuits.




FIGURE 3-44

The XNOR Gate

Standard symbols for an exclusive-NOR (XNOR) gate are shown in Figure 3–45.

Like the XOR gate, an XNOR has only two inputs. The bubble on the output of the XNOR symbol indicates that its output is opposite that of the XOR gate.

When the two input logic levels are opposite, the output of the exclusive-NOR gate is LOW. The operation can be stated as follows (A and B are inputs, X is the output):


$$A \longrightarrow X$$

(a) Distinctive shape

(b) Rectangular outline

FIGURE 3–45 Standard logic symbols for the exclusive-NOR gate.

The XNOR Gate




$$A \longrightarrow = 1 X$$
 $B \longrightarrow = 1$

The **XNOR gate** produces a HIGH output only when both inputs are at the same logic level. The truth table is

Inputs	Output
A B	X
0 0	1
0 1	0
1 0	0
1 1	1


The **XNOR** operation shown as X = AB + AB. Alternatively, the XNOR operation can be shown with a circled dot between the variables. Thus, it can be shown as $X = A \odot B$.

The XNOR Gate



$$A \longrightarrow = 1$$
 X

Example waveforms:



Notice that the XNOR gate will produce a HIGH when both inputs are the same. This makes it useful for comparison functions.

Question

If the A waveform is inverted but B remains the same, how is the output affected?

The output will be inverted.

EXAMPLE 3-21

Determine the output waveforms for the XOR gate and for the XNOR gate, given the input waveforms, A and B, in Figure 3–48.




FIGURE 3-48

Solution

The output waveforms are shown in Figure 3–48. Notice that the XOR output is HIGH only when both inputs are at opposite levels. Notice that the XNOR output is HIGH only when both inputs are the same.

An application of XOR Gate

An exclusive-OR gate can be used as a two-bit adder. Recall from Chapter 2 that the basic rules for binary addition are as follows: 0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1, and 1 + 1 = 10.

An examination of the truth table for an XOR gate shows that its output is the binary sum of the two input bits. In the case where the inputs are both 1s, the output is the sum 0, but you lose the carry of 1.

An XOR gate used to add two bits.			
Input Bits		Output (Sum)	
\boldsymbol{A}	\boldsymbol{B}	\geq	
О	О	О	
O	1	1	
1	O	1	
1	1	0 (without	
	Γ^{22}	the 1 carry bit)	

Selected Key Terms

Inverter A logic circuit that inverts or complements its inputs.

Truth table A table showing the inputs and corresponding output(s) of a logic circuit.

Timing A diagram of waveforms showing the proper time **diagram** relationship of all of the waveforms.

Boolean The mathematics of logic circuits. algebra

AND gate A logic gate that produces a HIGH output only when all of its inputs are HIGH.

Selected Key Terms

OR gate A logic gate that produces a HIGH output when one or more inputs are HIGH.

NAND gate A logic gate that produces a LOW output only when all of its inputs are HIGH.

NOR gate A logic gate that produces a LOW output when one or more inputs are HIGH.

Exclusive-OR A logic gate that produces a HIGH output only **gate** when its two inputs are at opposite levels.

Exclusive-NOR A logic gate that produces a LOW output only when its two inputs are at opposite levels.

1. The truth table for a 2-input AND gate is

a.

Inputs		Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	0

b.

I	Inputs		Output
1	4	В	X
	0	0	1
	0	1	0
	1	0	0
	1	1	0

C

Inp	uts	Output
A	В	X
0	0	0
0	1	0
1	0	0
1	1	1

d.

Inp	outs	Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	1

2. The truth table for a 2-input NOR gate is

a.

Inputs		Output
\overline{A}	В	X
0	0	0
0	1	1
1	0	1
1	1	0

b.

Inputs		Output
A	В	X
0	0	1
0	1	0
1	0	0
1	1	0

C

Inp	outs	Output
A	В	X
0	0	0
0	1	0
1	0	0
1	1	1

d.

Inpu	its	Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	1

3. The truth table for a 2-input XOR gate is

a.

Inputs		Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	0

b.

Inputs	Output
A B	X
0 0	1
0 1	0
1 0	0
1 1	0

C

Inp	outs	Output
A	В	X
0	0	0
0	1	0
1	0	0
1	1	1

d.

Inputs		Output
A	В	X
0	0	0
0	1	1
1	0	1
1	1	1

- - a. OR gate
 - b. AND gate
 - c. NOR gate
 - d. XOR gate


- 5. The symbol $A \longrightarrow X$ is for a(n)
 - a. OR gate
 - b. AND gate
 - c. NOR gate
 - d. XNOR gate

- 6. A logic gate that produces a HIGH output only when all of its inputs are HIGH is a(n)
 - a. OR gate
 - b. AND gate
 - c. NOR gate
 - d. NAND gate



- 7. The expression $X = A \oplus B$ means
 - a. A OR B
 - b. A AND B
 - c. A XOR B
 - d. A XNOR B

- 8. A 2-input gate produces the output shown. (*X* represents the output.) This is a(n)
 - a. OR gate
 - b. AND gate
 - c. NOR gate
 - d. NAND gate



- 9. A 2-input gate produces a HIGH output only when the inputs agree. This type of gate is a(n)
 - a. OR gate
 - b. AND gate
 - c. NOR gate
 - d. XNOR gate

Answers:

- 1. c 6. b
- 2. b 7. c
- 3. a 8. d
- 4. a 9. d
- 5. d 10. d