# INFORMATION TECHNOLOGY UNIVERSITY, LAHORE, PAKISTAN

# Department of Computer Engineering

# Digital Logic Design (CE-201T)

## Final Exam, Fall 2022

Time Allowed: 3 Hours

December, 2022

Marks: 100

Name: Zainab

Rashin

Roll Number: \_

BSCE 21013

### Instructions:

- This Midterm Exam will access your CLOs as per OBE.
- Use only BLACK or BLUE ink pen.
- Write down your roll number on each page at the top in the given space.
- Use only the given space to solve the problem and write down your answers.
- Use pencils to draw the circuit diagrams.
- Manage your allotted time with care as you have limited time to solve the paper.
- It is a closed book/closed notes exam; so you must not have any material with you during this exam.
- If any student is found cheating or helping any other student, his/her exam will be cancelled and the case
   will be forwarded to Disciplinary Committee for further action.

### CLOs

- 1. Apply the concept of different number systems and representations, to perform number system conversions and arithmetic operations.
- Apply the concepts of Boolean algebra and logic simplification to realize simplified designs of combinational and sequential circuits.
- 3. Demonstrate the design of sequential circuits from their respective finite state machine representations.

### Marks Distribution

Q. No.	CLO	Marks	Marks Obtained
1	1	20	20
2	2	20	20
3	2	20	20
4	3	20	18
5	3	20	19
6	3	20	20
7	3	20	19
Total	-	140	(136)

Instructor's Name: Aftab Alam

Signature:




2 anow


### 1. [CLO1]

(b) What is the decimal equivalent of the binary number 10010110 if it has been encoded as






ii. an 8-bit signed number (represented in 2's complement form).




iii. a BCD number

(c) A digital system uses even parity for error detection. What parity bit will be appended to the 7-bit number 1101001 using this scheme?





(d) Show the addition of the two hexadecimal numbers 3999 and A803.





(e) The following arithemtic operation is correct in at least one number system. Determine the possible radices of the numbers in each operation.


i. 
$$\sqrt{41} = 5$$













 $4r+1=5^2$ 

$$(41)=(13\times3) \qquad 4r+1=3 
4r+1-52=0 
4xr+1=(1xr)+3)(3) 
4r-24=0 
(r=b)$$





it is in octal number system

5

3



## 2. [CLO2]

(a) Write down the function F (Figure 1(a)) in II notation (Product of Maxterms form) and the function G (Figure 1(b)) in  $\Sigma$  notation (Sum of Minterms form).







Figure 1(a)










$$G = (\overline{(AB)B})(\overline{CB})$$

A B C	TA	INE X	(CB)	6
-100	rib	1	1	0
000	1	1	1	0
0 10	1		1	1
011	li.	10	0	
100	11	١ĭ	!!	0
101	1	1	1:	18
1 1 0	0	1	10	17
1 1 1	0	1	1	1

$$G = \overline{A}B + CB$$
 (After simplificali)  
 $G = \Xi \ln(2,3,7)$   
 $G = (\overline{A}B\overline{C}) + (\overline{A}BC) + (\overline{A}BC)$ 

(b) Draw the truth table for the circuit shown in Figure 2 with x, y and z as the inputs and A and B as the outputs. Which device is implemented using MUXs in Figure 2? Justify.



X	y	2	A	B	<b>⊢</b>
0	00	0	0	0	
0	0	١	0	1	<u></u>
0	١	0	0	6.1	
0	1	1_	1	0	+/
1	0	0	0	1	
1	0	1	1	19	+
1	1	0	11/	.0	
l	1	11	X	1	1

The function implemented is a full adder with B as the sum and A as the carry out.


### 3. [CLO2]

(a) A BCD code is being transmitted to a remote receiver. The bits are w, x, yandz with w as the Most Significand Bit. Design a BCD error detector circuit at the receiver that examines the BCD code to see if it is a legal BCD code. Implement your circuit using 8 x 1 Multiplexer.


3 000000000	x	4	ス	F
0	0000	0	0	
0	0	0	0.5	0
0	0	ı	0	0
0	0	i	1	Ö
0-	1	00	0	00000000000
0	ł	0	1	0
0	!	- 1	0	0
0			0	0
1	0	00	0	D
- 1	0	0	1	0
1	0	1	0	1
1	0	_1	١	1
	1	0	0	1
- 1	. 1	0	1	100
1	1	1	0	1
161	1	1	1	i

The output alerts if the BCD code is illegal.

x	421	<u> </u>
0	00	0
	0 1	0
00	10	W
0	1 1	w
1	0 0	W
1	01	w
1	10	S
1	1 1	N



(b) What are the values of F1 and F2 in the PLA of Figure 3 in Sum of Products form. Show the ROM Implementation of F1 and F2. What is the size of the ROM used?




$$F_{2} = (AB) + (CB) + (CA) + (EBA)$$

$$F_{2} = (ABC) + (ABC) + (ABC)$$

$$F_{2} = (ABC) + (ABC) + (ABC)$$

Rom implementation



=> A rom of size

8x2 is required to emplement these 2

Functions.

### 4. [CLO3]


(a) A sequential circuit with two JK flip-flops A and B and one input X, and one output Z is specified by the following input and output equations:

 $Z = \overline{A}.(\overline{B \oplus X})$  $J_A = \overline{B}X$  $K_A = \overline{B}X,$ 

- i. Derive the state table.
- ii. Derive the state diagram.
- iii. What is the function of the circuit? Describe in your words.


1		1/14
(	101	[4
1	1	[2

P.S input inp A f/F inp B f/F No. S  Alt) B(t) X JA KA JB KB A(tri) B(tri)  O O O O O O O O O  O O I I I I I I I  O I O O O O	7 0
	0
	0
0 1 1 0 0 1 1 0 0	0
0 0 1 0	0
1 0 0 0 0 0 0 0 0	0
1011101	10
1 1 0 0 0 0 0 1 1	0
1 1 0 0 1 1 0	0



The Function is a /counter count downwards and when the sequence is completed 3,2,1,0 and 0 @s state às reached againit gives output I and untill the new sequence is started. it gives 1 on output only when next state is Dagain.

(b) Draw the state diagram of a circuit that outputs a 1 when exactly two of the last three serial inputs are 1. e.g., the input sequence of 011011100 produces an output sequence of 001111010. [10]



No. of states

can be reduced


as made are states

reduced


reduced


## 5 [CLO3]


(a) The Johnson counter advances through the sequence 000, 100, 110, 111, 011, 001 and repeat. Design Johnson counter using D flip flops. Consider unused states as don't cares. Is your counter self-starting? (Show your work)



P.S	N.S	F/) ipes
2 42	2" 1 2"	Di De P
000	100	000
001	000	XXX
010	XXX	00
011	001	110
100	**X	* * *
110	liii	1 1
1111	011	0, ,
1 8		









0	= 41
UC	1)
	-

11	xyz=010
	x+y+2+=101
	xy 2 = 101 x'y'2 = 010
	x1 412 = 010






(b) Design a register cell of an 8-bit register B having following register transfer functions:

 $C_1: B \leftarrow A \lor B$   $C_2: B \leftarrow B$ is per formed only when when of the three control inputs is one other wise data

load =  $C_0: C_1: C_2 + C_0: C_1: C_2 + C_0:$ 





6. [CLO3]

(a) How many address lines and how many data lines a 64M x 8 DRAM chip has?

5/[5]

As  $2^{26} = 64M$ 

a 64 M x 8 DRAM has 26 address lines and 8 data lines


(b) A 4 GB DRAM uses 4-bit data and has equal-length row and column addresses. How many address pins does the DRAM have?

326 bits where 4 bit data

 $\frac{2^{2}}{2^{2}} = 2^{33}$ 

so it have 33 address lines each address having 4 bits of data.

(c) How many 64 ■ × 4 RAM chips (with enable input) are needed to construct a 256 × 8 RAM? Show the external connections. Also mention the address space of each RAM chip.
[10] Hint: Use decoder.



### 7. [CLO3]

(a) The following register transfer operations will be implemented where K1, K0 are two input Booken variables:


K1.K0:  $R1 \leftarrow R2$ 

 $\overline{K1}.K0: R2 \leftarrow R3$ 


 $K1.\overline{K0}$ :  $R3 \leftarrow R2$ 


 $K1.K0: R1 \leftarrow R4$ 

All four n-bit registers R1, R2, R3, and R4 have three-state bi-directional input/output lines connecting to a single shared bus as shown in the Figure 4 below. Find the values of the the control signals Londs and ENs of the registers (i.e., Load1, Load2, Load3, Load4, EN1, EN2, EN3 and EN4) so that the above conditional register transfer operations can be realized. Note that Londs and ENs are functions of K1 and K0.



Load 1 = (KoK, ) + (KoK, ) Load 2 = K, Ko Load 4 = 0 EN1 = 0 K, Ko EN2 = (K, Ko) + (K, Ko) EN3 = (K, Ko) EN4 = (K, Ko)





(b) Draw the logic diagram of a 4-bit register (using D flip-flops) with mode selection inputs 31 and 30.

The register is to be operated according to the following function table:

10 [10]

S1	So	Register Operation
0	0	Complement Output
0	1	Clear Register to 0
1	0	No Change
1	1	Load Parallel Data

