


Date \_\_\_\_\_

Half Adder + used to single bit no:

It does not take carry from previous sum


Logic symbol.




Truth Table.


A	B	Cout	$\Sigma$	$\Sigma = A \oplus B$
0	0	0	0	$Cout = AB$
0	1	0	1	
1	0	0	1	
1	1	1	0	

Logic circuit






Full Adders. → accepts two bits and an input carry and generates a sum output



Truth Table.


A	B	Cin	$\Sigma$	C <sub>o</sub>	(A ⊕ B) ⊕ C
0	0	0	0	0	$A'B + AB'$
0	0	1	1	0	$A'B + AB'$
0	1	0	1	0	$A'B + AB'$
0	1	1	0	1	$A'B + AB'$
1	0	0	1	0	$A'B + AB'$
1	0	1	0	1	$A'B + AB'$
1	1	0	0	1	$A'B + AB'$
1	1	1	1	1	$A'B + AB'$

Logic circuit



Date \_\_\_\_\_

full adder using half adders




Parallel Adders

① for adding  $n$ -bit binary numbers we need  $n$ -full adder

② Adding two bit binary

General format

$$\begin{array}{r} A_2 A_1 \\ + B_2 B_1 \\ \hline \Sigma_3 \Sigma_2 \Sigma_1 \end{array}$$



Note: adding parallel adders, we pass the carry out to the next full adders carry

Al Habib


$$\begin{array}{r}
 101 \\
 + 011 \\
 \hline
 110, 011, 11
 \end{array}$$

Date \_\_\_\_\_

Eg

Determine the sum generated by 3 bit parallel adder


i)  $101 + 011$



Sum = 1000


$A \rightarrowtail A \rightarrow D$

Q) 4-Bit Parallel Adders.



a) block diagram

Date \_\_\_\_\_



5) Truth Table for each stage

$C_{n-1}$	$A_n$	$B_n$	$\Sigma_n$	$C_n$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

so you can find sum of any two 4-bit no: just by this

truth table

$$\text{Sum} = (C_4 \Sigma_4 \Sigma_3 \Sigma_2 \Sigma_1)$$

Al Habib

Date \_\_\_\_\_

Comparators → Has three outputs


↳ are used to compare two binary quantities

⇒ Basic comparator was a XNOR gate (1-bit)

↓

$\Rightarrow \text{D}\text{O}$  → b/c it will give "one" when both inputs are equal and zero when both are

② 2-bit comparator  $\rightarrow$  ~~two~~



A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0

Al Habib

Date \_\_\_\_\_

1	0	0	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$A < B$

0

$A = B$

0

$A > B$

1

for  $A < B$

for  $A = B$

$\begin{matrix} A_1 \bar{A}_0 \\ \bar{B}_1 \bar{B}_0 \end{matrix}$

00	01	11	10
00	11	11	11
01	11	11	11
11	11	11	11
10	11	11	11

$\begin{matrix} A_1 \bar{A}_0 \\ \bar{B}_1 \bar{B}_0 \end{matrix}$

00	01	11	10
00	01	01	01
01	01	01	01
11	01	01	01
10	01	01	01

$$A < B = \bar{A}_1 \bar{A}_0 \bar{B}_0 + \bar{A}_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0$$

Minimal

Expr.

$$= \boxed{A = B \Rightarrow (A_1 \oplus B_1) \cdot (A_0 \oplus B_0)}$$

for  $A > B$

$\begin{matrix} A_1 \bar{A}_0 \\ \bar{B}_1 \bar{B}_0 \end{matrix}$

00	01	11	10
00	11	11	11
01	11	11	11
11	11	11	11
10	11	11	11

$$A > B = A_0 \bar{B}_1 \bar{B}_0 + A_1 \bar{A}_0 \bar{B}_0 + A_1 \cdot \bar{B}_1$$

Al Habib

Date \_\_\_\_\_

Inequality → 4-bit comparator

→ provide additional info  $A > B$  or  $A < B$

- compare MSB →  $A_3 \text{ } \& \text{ } B_3$



$\begin{cases} \text{if different} \\ \text{it's same, then we check the lower bit } (A_2 \text{ } \& \text{ } B_2) \end{cases}$

$A > B \text{ or } A < B$

$$A_3 = 1 \quad B_3 = 0 \quad A_3 = 0 \quad B_3 = 1$$

continu.

e.g.  $A_3 = B_3, A_2 = B_2, A_1 = B_1, A_0 = B_0 \rightarrow$  means 9 numbers is equal.




Al Habib

Date \_\_\_\_\_

## Decoders

A decoder is a multi-input, multi-output logic circuit which decodes  $n$ -inputs to  $2^n$ -outputs.



where  $E = \text{Enable}$   $\begin{cases} E=0 & \text{Decoder is disable} \rightarrow \text{all zero at output} \\ E=1 & \text{Decoder is enable} \end{cases}$

### 2 to 4 - Decoder

Enable	Input		2 <sup>2</sup> Output				When $A=0 \& B=0$	Output: 1 - except all zero
			$Y_3$	$Y_2$	$Y_1$	$Y_0$		
0	X	X	0	0	0	0	(Active High)	$n=0$ $0+0=0$
1	0	0	0	0	0	1		$2^0$
1	0	1	0	0	1	0		
1	1	0	0	1	0	0		
1	1	1	1	0	0	0		

$$Y_0 = A\bar{B}$$

$$Y_1 = \bar{A}B$$

$$Y_2 = A\bar{B}$$


$$Y_3 = AB$$

$n=2$

Putting 1  
Here

A 2 decoder, as per the specific input combination, only one of the output is high.

Date \_\_\_\_\_



3-8 decoder

C A B C			$2^0$	$2^1$	$2^2$	$2^3$	$2^4$	$2^5$	$2^6$
1	0	0	0	1					
1	0	0	1		1				
1	0	1	0			1			
1	0	1	1				1		
1	0	0						1	
1	0	1							1

Date \_\_\_\_\_

3 to 8 decoder

E	A	B	C	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
1	0	0	0	1	= $\bar{A}\bar{B}\bar{C}$						
1	0	0	1		1 = $\bar{A}\bar{B}C$						
1	0	1	0			1 = $\bar{A}B\bar{C}$					
1	0	1	1				1 = $\bar{A}BC$				
1	1	0	0					1 = $A\bar{B}\bar{C}$			
1	1	0	1						1 = $A\bar{B}C$		
1	1	1	0						1 = $AB\bar{C}$		
1	1	1	1							1 = $ABC$	

#### ④ BCD to decimal decoder


Use 4-to-16 decoder → but (only 10 outputs are considered (0-9))

D	A	B	C	$y_0$	$y_1$	$y_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$	$y_8$	$y_9$	$y_{10}$	$y_{11}$	$y_{12}$	$y_{13}$	$y_{14}$	$y_{15}$	
0	0	0	0	1	= $\bar{A}\bar{B}\bar{C}\bar{D}$															
0	0	0	1		1 = $\bar{A}\bar{B}C\bar{D}$															
0	0	1	0			1 = $\bar{A}B\bar{C}\bar{D}$														
0	0	1	1				1 = $\bar{A}B\bar{C}D$													
0	1	0	0					1 = $\bar{A}B\bar{C}\bar{D}$												
0	1	0	1						1 = $\bar{A}B\bar{C}D$											
0	1	1	0							1 = $\bar{A}BC\bar{D}$										
0	1	1	1								1 = $\bar{A}BCD$									
1	0	0	0									1 = $A\bar{B}\bar{C}\bar{D}$								
1	0	0	1										1 = $A\bar{B}CD$							


Al Habib

Date \_\_\_\_\_



4 to 16 Decoder using 3 to 8 Decoders.



3 to 8 decoder using 2 to 4 decoders



Date 9 to 32 decodm. using 3 to 8 - DP decd.



Similarly all the enablers will be pinned  
by the output

of the 1<sup>st</sup> decoder (first 4 pins)  
and rest 3 will remain  
unpinned


Date \_\_\_\_\_

2) implementing a logic circuit from decoder we use OR gate.

for y


a full adder

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Even Parity checker

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0





Al Habib

0, 1, 2, 3,  
4, 5, 6,

Date \_\_\_\_\_

BCD to 7 segment Decodes




A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	1	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

Date \_\_\_\_\_

Encoders :- it has been assumed that at any given time only one of the input is high and depending on the which input is high, we get the specific code at output

① 4 to 2 line Encoder



input -  $2^N =$

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Logic circuit :


A : High when D<sub>2</sub> & D<sub>3</sub> ↑

B : , when D<sub>1</sub> & D<sub>3</sub> ↑

$$A = D_2 + D_3, \quad B = D_1 + D_3$$

Al Habib

Date \_\_\_\_\_



8 Line to 3 line encoder.

form 0  
from  $D_1 D_2 C$  inputs  
 $n=0$   
 $D_0 = 2^0 = 1$   
 $D_2 = 2^2 = 4$   
 $A = 0 \quad B = 1 \quad C = 0$   
2 forms


$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	1	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 D_2 + D_5 + D_7$$

Date \_\_\_\_\_



Decimal to BCD Encoder

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	A	B	C	D	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1										0	0	0	1	
1										0	0	1	0	
										0	0	1	1	
										0	1	0	0	
										0	1	0	1	
										0	1	1	0	
										0	1	1	1	
										1	0	0	0	
										1	0	0	1	

$$A = D_8 + D_9$$


$$B = D_4 + D_5 + D_6 + D_7$$

$$C = D_2 + D_3 + D_6 + D_7$$

$$D = D_1 + D_3 + D_5 + D_7 + D_9$$

Al Habib

Date \_\_\_\_\_



BCD to Binary conversion.


- a) The value, or weight, of each bit in the BCD no: is represented by a binary number.
- ⇒ All of the binary representations of the weights of bits that are 1s in the BCD no: are added.
- b) The result of this addition is the binary equivalent of the BCD no:
- c) The binary numbers representing the weights of the BCD bits are summed to produce the total binary no:

	Tens Position				Units Position			
Weight:	80	40	20	10	8	4	2	1
Bit designation:-	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>

Q  
Convert the BCD number (00100111) (decimal 27) to binary

80 40 20 10 8 4 2 1

0 0 0 1 1 1




Al Habib

Date \_\_\_\_\_


000001	1
000010	2
0000100	4
0010100	8
male 20 in binary	0011011 (Binary)

Binary to Gray

4-bit binary



Gray to Binary.



Date \_\_\_\_\_


## Multiplexer (MUX)

① Multiplexer is a combinational logic circuit used to select only one input among several inputs based on selection line.

\*) This can act as digital switch

\*) This is also called as data selector

\*) For a "MUX" there can be  $2^n$  inputs,  $n$  selection lines & only one output





② For a MUX  
there can be  $2^n$  input,  $n$  selection lines & only one output

Date \_\_\_\_\_


~~Y~~  
~~D<sub>0</sub>~~  
~~D<sub>1</sub>~~

### a) Axi MUX:



when we are designing a mux, we consider selection lines as input, not the actual inputs



Simple truth table




$$Y = D_0 \bar{S} + D_1 S$$



actual truth table

Date \_\_\_\_\_



D1	D0	S	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

simplified


$$\rightarrow \left[ \begin{array}{c|c} S & Y \\ \hline 0 & D_0 \\ 1 & D_1 \end{array} \right]$$

4x1 Mux

simply make pre  
Binary of

$S_1 S_0 =$  value  
will be  
 $D_{1010}$

Truth Table



S1	S0	Y
0	0	D0
0	1	D1
1	0	D2
1	1	D3


$$Y = D_0 S_1 \bar{S}_0 + D_1 S_1 S_0 + D_2 \bar{S}_1 \bar{S}_0 + D_3 S_1 \bar{S}_0$$

Al Habib

Scanned with CamScanner

Date \_\_\_\_\_


8x1 Mux



7-7

$S_2$	$S_1$	$S_0$	$Y$
0	0	0	$D_0$
0	0	1	$D_1$
0	1	0	$D_2$
0	1	1	$D_3$
1	0	0	$D_4$
1	0	1	$D_5$
1	1	0	$D_6$
1	1	1	$D_7$

8x1 using 4x1



for


$S_2 \quad S_1 \quad S_0$   
1 0 0

$$Y_1 = D_1$$

$$Y_2 = D_4$$

$$S_2 = 1$$

$$\text{Output} = D_4$$



Al Habib





Date \_\_\_\_\_

100  
5' 5' 30

04


(12)

8x1 usij 2x1 2x1




Date \_\_\_\_\_

16x1 Mux



using 4x1



Al Habib

Date \_\_\_\_\_

88


Implementation of Boolean function using MUX.

7.1

min terms

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$$F(A, B, C) = \sum_{m} \underbrace{m_0, m_2, m_3, m_7}_{\text{mace I}}$$



A Boolean function with n variables can be implemented with a MUX (with n selection lines)


if we have 3 variable Boolean function can be implemented with a 4x1 MUX (which has 2 selection lines).

Date \_\_\_\_\_

or its complement


- During the implementation, starting from the MSB the first  $(n-1)$  variables ~~can be~~ are connected to the selection lines and the last variable is connected to the data lines.

Let's  
see  
example




Truth Table

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




Date \_\_\_\_\_


### Demultiplexer 1 to Many.




1 to 2



4 to 4




1 to 8




Date \_\_\_\_\_

④ Decoder can also be used as demultiplexers



1x4 DEMUX.




$$D_0 = \text{In } S_1 \bar{S}_0$$

$$D_1 = \text{In } \bar{S}_1 S_0$$


$$D_2 = \text{In } S_1 S_0$$

$$D_3 = \text{In } \bar{S}_1 \bar{S}_0$$




Date \_\_\_\_\_

1/16 ugly 1/18



1x16 using 1x4 DeMUX



'ASIC circuit'

Implementation → after this