

Digital Logic

Design

Assignment : 02


23K-2001

BCS-2J

Date \_\_\_\_\_


## Answer #01:

Timing Diagram:



## Answer #02:


Timing Diagram:




## Answer #03:

Active High (1) Decoding logic


a. 1101



c. 11011



b. 1000



d. 11100



Date \_\_\_\_\_


# Answer #4:

Required: 1010, 1100, 0001, 1011

→  $A\bar{B}C\bar{D}$ ,  $A\bar{B}\bar{C}\bar{D}$ ,  $\bar{A}\bar{B}\bar{C}\bar{D}$ ,  $A\bar{B}CD$

AB	CD	00	01	11	10
00	1	1	1	1	1
01					
11	1				
10					

Minimized:  $A\bar{B}\bar{C}\bar{D}$  +  $\bar{A}\bar{B}\bar{C}\bar{D}$  +  $A\bar{B}C$



Date \_\_\_\_\_

## Answer #05


Timing Diagram:

y

$$Y = A_2 A_1 \bar{A}_0 + A_2 \bar{A}_1 A_0 + \bar{A}_2 A_1 \bar{A}_0$$

## Answer #06

Timing Diagram



Date \_\_\_\_\_

## Answer #07

Output:

$$A_3 A_2 A_1 A_0 = (1011)_2 \rightarrow (11)_{10}$$


$(1011)_2$  is an invalid BCD code.

Ans.

## Answer #08

Only High outputs are :  $A, A_0 \rightarrow X, X_0$     101    10    00    11  
 $B, B_0 \rightarrow Y, Y_0$     10    01    11    00



$$\begin{aligned} & \rightarrow \bar{X}, X_0 Y, \bar{Y}_0 + X, \bar{X}_0 \bar{Y}, Y_0 + \bar{X}, \bar{X}_0 Y, Y_0 + X, X_0 \bar{Y}, \bar{Y}_0 \\ & X, \bar{Y}_0 (X_0 \bar{Y}_0 + \bar{X}_0 Y_0) + \bar{X}, Y_0 (X_0 \bar{Y}_0 + \bar{X}_0 Y_0) \\ & (X, \bar{Y}_0 + \bar{X}, Y_0)(X_0 \bar{Y}_0 + \bar{X}_0 Y_0) \\ & (X_1 \oplus Y_1)(X_0 \oplus Y_0), \quad \therefore [A \oplus B = \bar{A}B + A\bar{B}] \end{aligned}$$



## Answer #09

Half Subtractor:

A	B	DIFF	CARRY
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



Date \_\_\_\_\_

**Answer #10: Part A**


2-Bit Comparator

$A_1$	$A_0$	$B_1$	$B_0$	$A > B$	$A = B$	$A < B$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
1	0	0	0	1	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	0	1	1	0	0	0
1	1	0	0	1	0	0
1	1	0	1	0	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

Date \_\_\_\_\_

 $A > B$ :

$B_1 B_0$	00	01	11	10	$\Rightarrow A_1 \bar{B}_2 + A_2 A_1 \bar{B}_1 + A_1 \bar{B}_2 \bar{B}_1$
$A_2 A_1$	00	01	11	10	$\Rightarrow A_1 \bar{B}_1 (A_2 + \bar{B}_1) + A_2 \bar{B}_1$
00	1	1	1		
01		1	1		
11		1	1	1	
10		1		1	

 $A < B$ :

$B_1 B_0$	00	01	11	10	$A = B$
$A_2 A_1$	00	01	11	10	$A = B$
00	1	1	1		
01		1	1		
11		1	1	1	
10		1		1	

$$\begin{aligned} &\Rightarrow \bar{A}_1 A_1 \bar{B}_1 + \bar{A}_1 \bar{B}_2 + \bar{A}_1 B_2 B_1 \\ &\Rightarrow \bar{A}_1 B_1 (\bar{A}_2 + B_1) + \bar{A}_1 B_2 \\ &\Rightarrow \bar{A}_1 \bar{B}_2 (\bar{A}_1 \bar{B}_1 + A_1 B_1) + A_1 B_2 (A_1 B_1 + \bar{A}_1 \bar{B}_1) \\ &\Rightarrow (\bar{A}_1 B_1 + A_1 B_1)(\bar{A}_1 \bar{B}_2 + A_1 B_2) \\ &\Rightarrow (\bar{A}_1 \oplus B_1)(A_1 \oplus B_2) \end{aligned}$$

**2 Bit Comparator**

# Answer #11:

Multiplexer

	$S_1$	$S_0$	$Y$
	0	0	$D_0$
	0	1	$D_1$
	1	0	$D_2$
	1	1	$D_3$

$$a. S_0 = 0$$

$$S_1 = 1$$

$$\text{Ans: } Y = D_2 = 0$$

$$b. S_0 = 1$$

$$S_1 = 1$$

$$\text{Ans: } Y = D_3 = 1$$

$$c. S_0 = 1$$


$$S_1 = 0$$

$$\text{Ans: } Y = D_1 = 0$$


# Answer #12:

Timing Diagram

$$D_0 = 1, D_1 = 0, D_2 = 0, D_3 = -1$$




# Answer #13:



Date \_\_\_\_\_


# Answer # 14: Demultiplexer Timing Diagrams



Date \_\_\_\_\_

# Answer #15

$$F(A, B, C, D) = \Sigma(1, 2, 3, 7, 9, 13, 15)$$




# Answer #16

$$X(A_3, A_2, A_1, A_0) = \Sigma(2, 3, 4, 8, 9, 10, 11, 15)$$

$A_3$	$A_2$	$A_1$	$A_0$	$X$	$\bar{A}_0$	$A_0$	
0	0	0	0	0			
0	0	0	1	0	$D_0$	0	$\rightarrow 0$
0	0	1	0	1	$D_1$	2	$\rightarrow 1$
0	0	1	1	1	$D_2$	4	$\rightarrow \bar{A}_0$
0	1	0	0	1	$D_3$	6	$\rightarrow 0$
0	1	0	1	0	$D_4$	8	$\rightarrow 1$
0	1	1	0	0	$D_5$	10	$\rightarrow 1$
0	1	1	1	0	$D_6$	12	$\rightarrow 0$
1	0	0	0	1	$D_7$	14	$\rightarrow A_0$
1	0	0	1	1			
1	0	1	0	1			
1	0	1	1	1			
1	1	0	0	0			
1	1	0	1	0			
1	1	1	0	0			
1	1	1	1	1			

Multiplexer




Date \_\_\_\_\_

# Answer #17:

## Full Adder

a. By 3:8 Decoder:

$A_2$	X	$A_1$	Y	$A_0$	Cin	$\Sigma$	Cout
0	0	0	0	0	0	0	0
0	0	0	1	1(D <sub>1</sub> )	0	1	0
0	1	0	0	1(D <sub>2</sub> )	0	1	0
0	1	1	0	0	1(D <sub>3</sub> )	1	0
1	0	0	0	1(D <sub>4</sub> )	0	1	0
1	0	1	0	0	1(D <sub>5</sub> )	1	0
1	1	0	0	0	1(D <sub>6</sub> )	1	0
1	1	1	1	1(D <sub>7</sub> )	1(D <sub>7</sub> )	1	1




b. By 4:1 MUX:

$$\Sigma = (1, 2, 4, 7)$$

MUX Table:

$$\text{Cout} = (3, 5, 6, 7)$$

S <sub>1</sub>	S <sub>0</sub>	X	For sum:	For carry:
0	0	D <sub>0</sub>		
0	1	D <sub>1</sub>	$\overline{\text{Cin}}$ Cin	$\overline{\text{Cin}}$ Cin
1	0	D <sub>2</sub>	0 0 ① $\rightarrow \overline{\text{Cin}}$	0 0 1 $\rightarrow 0$
1	1	D <sub>3</sub>	1 ② 3 $\rightarrow \overline{\text{Cin}}$	1 2 ③ $\rightarrow \text{Cin}$
			2 ④ 5 $\rightarrow \overline{\text{Cin}}$	2 4 ⑤ $\rightarrow \text{Cin}$
			3 6 ⑦ $\rightarrow \text{Cin}$	3 ⑥ 7 $\rightarrow 1$



Date \_\_\_\_\_

# Answer #18:

16x1 Multiplexer

0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7

8:1

$S_2$	$S_1$	$S_0$
$S_3$		
$S_2$		
$S_0$		

2:1

$S_3$

8	0
9	1
10	2
11	3
12	4
13	5
14	6
15	7

8:1