

chpt 8:


it is a group of flip flops
which stores n-bit
of data

Registers.

- ④ as we know flip flop stores only 1 bit information. so to store multiple bit information need multiple flip flops.


$$\hookrightarrow n\text{-bit} = n\text{-flip flops}$$

information



- ⑤ Each flip flop shares a common clock


$$n = 4 \text{ bit}$$



④ In the synchronous system, it is preferred that all the synchronous ~~systems~~ elements receive the CLK at the same time.

⑤ Typically in registers D-flipflops are used as memory element, b/c D-flipflop has only one input and whatever input we apply at the input side that same will be stored in the flipflop at the CLK transition.


4 bit register..



⑥ whenever you just want to load new data, then first of all make the data available on this data bus, and then after just enable this load signal and when this load is low then the register will maintain its previous data.

and here the load signal is a synchronous input meaning that once the load signal is high, then the data will get loaded into the register only at the clock transition.

Block diagram



⇒ another type -

Shift Registers.

↳ A register capable of shifting data between the neighbouring flip-flops in a selected direction is called shift registers.

↳ The output of one flip flop is connected to the input of the next flip flop.

② in shift registers data can be loaded in two ways:

① Serially ② parallel.

① Serially → at every clock pulse a new bit will get loaded into the register.
So if we have a 4 bit register then in the 4 clock pulses the data will be loaded serially.

② Parallel → in parallel loads all the bits of the register, will get loaded in a single clock pulse

③ Similarly there are two ways to retrieve the data from the shift register-

① Serial out ② parallel out

↓
in every clock pulse we can access only 1 bit
for n-bit data
to retrieve we need n-clock pulses in serial out

↓ clock can access all the bits in a single clock pulse.

- ④ Shift register is used in
- ① for providing time delay
 - ② serial to parallel conversion
 - ③ parallel to serial conversion
 - ④ Arithmetic operations (Multiplications & division)

⑤ On the basis of I/O there are four types of shift registers.

Type.

Serial IN	Serial IN	Parallel IN	Parallel IN
Serial OUT	Parallel OUT	Serial OUT	Parallel OUT
(SISO)	(SIPo)	(PIPO)	(PPIO)


Serial IN Serial OUT (SISO)

⑥ Type depends on direction in which data is shifted

⑦ Shift right shift register → data entered left, shift to right.

⑧ Shift left shift register → data entered right, shift to left.

Shift right shift register



we want to
store $M_2 B$ 1010^{LSB}

skinned


The diagram illustrates the state transitions of a 4-bit shift register over four clock cycles. The columns represent the clock (clk), input, and outputs Q_3 , Q_2 , Q_1 , and Q_0 . The rows show the state at each clock edge.

- Initial State:** All bits are 0. The output Q_1 is labeled as "discarded".
- After 1st Clock:** Input 0 is shifted to Q_3 , and input 1 is shifted to Q_0 .
- After 2nd Clock:** Input 0 is shifted to Q_2 , and input 1 is shifted to Q_1 .
- After 3rd Clock:** Input 0 is shifted to Q_3 , and input 1 is shifted to Q_0 .
- Final State (After 4th Clock):** The input 1 is stored in Q_1 and Q_0 . The output Q_1 is labeled as "stored".


② To completely retrieve the data stored we also need a CLR process.

Once we move the data inside the shift register, then we need to make sure that this input line will get disabled, b/c if the input line is not disabled, then the random data will be available at input side, and due to that in the subsequent clock edges, any arbitrary value will get stored inside the shift register. So, to avoid that we need to control input line.


EN → high
 circuit will
 work
 at the
 CLK transitions → when EN is
 low → then the
 circuit will
 retain its previous
 state



This two AND & one OR gate combination
 is nothing but a 2×1 MUX.




shift left shift Register.



store MSB 1100 LSB


clock	input	a_0	a_1	a_2	a_3	discrete
0	x	0	0	0	0	
1	1	1	0	0	0	1
1	1	1	1	0	0	0
1	0	0	1	1	0	0
1	0	0	0	1	1	0

Bidirectional shift J - ~~shifts~~ in both
registers direction either
left or right
in S18T




when R/L line = 1 then shift right
operation is performed
and when R/L line = 0 then shift left
operation is performed.


Serial IN Parallel OUT (SIPo)



- ① For a ^{m-bit} SIPo register, we will require N-clock cycles to load data into the register.




- ② Now many time, it is required that once the data set shifted int the register, it should not change, until the new data set loaded int the shift register.



③ commercially
builtin SISO
register also have
an additional
register built
inside

④ for ex: let's say currently 1010 is stored
inside the shift register. and let's say we
want to store 0011, so until we shift this
data inside the ^{shift} register, these four outputs -
(1,2,3,4 pin value) should not change b/c these
four pins are used for driving some other
circuit or it is used for some data manipulation
so this means during the shifting operation
this data should not change.
(1,2,3,4)

but this will not happen in the
upper design b/c after four clk pulse
the new data will get stored and the
content of (1,2,3,4 pin) will change.
So to avoid that we need to move
this data into some other register.



② So first when we store our data into the lower register then we just need to apply CLK2 signal then the lower register data will be stored in the upper one and the lower register will be available for the new data to be entered.


Parallel IN Serial OUT (PISO) → PISO register

load data — 1 CLK pulse
Serial input

completely shifted → 3rd CLK pulse
retrieve

For CS

we want to store 1010.



1st CLK transition

load 1010

— data stored.

This pin is

connected

to logic "0" or ground

Shift


1st CLK \rightarrow [0] 101

return ground



2nd CLK \rightarrow [0] 0110

3rd CLK \rightarrow [0] 0101

4th CLK \rightarrow [0] 01010



— get ready
for data.



two modes.


① load mode

$SH/LD = 0$ then data gets loaded

② for shift mode.

$SH/LD = 1$ storage register / Buffer register

PIP0 (Parallel in - Parallel out).




④ In PIPD we require only one clock pulse to store data and to get data.

Applications of Shift Registers.

① Generating a Time delay.

As we know in SISO register, output comes after 4 cycles so it provide the delay of 4 clock cycles



② In general we can say that if we have a N-bit SISO shift register - we can have N-clock cycles delay

① Shift register counter.

↳ Two types.

① Johnson counter

② Ring counter.

Counter: is a digital circuit which counts how many times the specific event has been occurred.

↳ The event is noted based on the rising or falling edge of the signal at the clock input.

↳ The clock input could be periodic or Aperiodic (random & event driven).

③ counters are also made up of flip flops. So the output of the each flip flop in the counter represents the specific state of the counter.

④ as the clock signal is applied to the counter then at the rising or falling edge of the clock, the state of the counter will change in the specific sequence.

→ The number of different states, or the number of different sequences which can be represented by this counter is known as the Modulus or the mode of the counter.


↳ for eg. if the counter is made to count, then during the counting it will go through 10 diff. states in the specific sequence, after 10 the sequence will get repeated.

RING.
= Counter.

=


→ The output of the shift register is connected back to the input, and initially using the preset & clear input of the flip flop the initial value of the register is loaded.

④ So in ring counter, initial value is loaded in such a way that, the output of only one flip flop is high & the remaining flip flop remains low.




by ~~scribble~~

Ring counter.



U do in this can preset it only connected to
D₀ flip flop while the clear is connected to
D₃, D₂ and D₁, with the help of CLEAR
D₃, D₂ & D₁ can be set to '0' and with
the help of PRG D₀ can be set to 'high' '1'

initial state is



to with every clock pulse one set loaded / shifted


clk	Q3	Q2	Q1	Q0	
x	0	0	0	1	(initial)
1	1	0	0	0	
2	0	1	0	0	
3	0	0	1	0	
4	0	0	0	1	

↳ so here a specific sequence repeat after 4 clock pulses, so we can say that this is a MOD-4 counter.

⇒ so in the ring counter the modulus or mode of the counter is same as the number of flip flops in the shift register

~~My counter with 74181 flipflops~~
~~Reset/CLEAR~~

Johnson counter / Twisted Ring counter



Initially all the flipflops are set to zero with the help of clear input.

input is connected to Q_0

clk	Q_3	Q_2	Q_1	Q_0
x	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

Since input is connected to \bar{Q} so in 1st CLK "one" will be passed to input from 5th block ($\bar{Q}=1$) at that time that flow goes up to 4th pulse on the 3rd clock pulse arrice FF1 will get input = 0 - b/c at 4th CLK $Q=1 \text{ so } \bar{Q}=0$ and it continues up to 8th clock pulse and the specific sequence "0000" gets repeated.

④ So this 4-bit Johnson counter is a MOD-8 counter

In general if we have a N -bit Johnson counter then it will have total 2^N states

⑤ We can also decode or confirm the 8 clock pulses by putting a AND gate and giving it four inputs of $\bar{Q}_3, \bar{Q}_2, \bar{Q}_1$ & \bar{Q}_0 so only if all are one then output of the AND gate will be one and it is only possible at a specific state

0000

J
or we can just connect

$\bar{Q}_3 \oplus \bar{Q}_0$