

Computer Organisation And Logic

Computer organisation

- ↳ structure and behavior of a computer system

Assembly Language

↳ ADD, MOV, SUB, CALL → alpha numeric symbols

↳ low level programming language

↳ depends on machine code instructions

↳ each assembly language has a one to one relationship with machine language

- assembly language is **not portable** as it is designed for a specific processor family

Machine Language	Assembly Language	High-Level Language
Collection of binary numbers	Symbolic form of machine language (i.e. symbolic names are used to represent operations, registers & memory locations)	Combines algebraic expressions & symbols taken from English language (ex. C++, java, Pascal, FORTRAN, ...etc)
Ex. 10100001 00000000 00000000 00000101 00000100 00000000 10100011 00000000 00000000	Ex. <code>MOV AX, A</code> <code>ADD AX, 4</code> <code>MOV A, AX</code>	Ex. $A = A + 4$

Operation
destination
source
operand
operand

High level languages

↳ user friendly → closer to human language

↳ C++, Java, Python

↳ One to many relationship with machine and assembly

Registers

↳ storage locations holding results of operations

Listing file

↳ programs source code

↳ line numbers

↳ numeric address of each instruction

↳ machine code bytes of each instruction


↳ symbol table

Virtual machine: is a software program that emulates the functions of some other physical or virtual computer

↳ translation: completely translated then runs

↳ interpretation: interprets and executes instructions one by one

Microcomputer



Memory storage unit: instructions and data are held while program runs

Storage unit:

- receives data requests from CPU
- transfers data from RAM to CPU
- transfers from CPU to memory

all processing occurs in CPU
so programs in memory must be copied in CPU to be executed

CPU: calculations and logic operations are performed

- ↳ contains registers
- ↳ high frequency clock
- ↳ control unit
- ↳ arithmetic unit

Buses

buses: group of parallel wires that transfer data

- ↳ data bus: transfers instructions and data b/w CPU and memory
- ↳ I/O bus: transfers data b/w CPU and I/O devices
- ↳ control bus: uses binary signals to synchronize actions
- ↳ address bus: holds address of instructions and data

faster than RAM as made from static RAM

cache: stores most recently used instructions and data

cache hit: processor finds data

cache miss: processor doesn't find data

Fetch execute cycle

1. CPU fetches instruction from instruction queue
2. CPU decodes instruction
3. If operands involved, CPU fetches operand
4. CPU executes instruction
5. CPU stores result in operand


Instruction Execution Cycle

Here are the steps to execute it:

1. First, the CPU **fetches the instruction** from the **instruction queue**
 - It then increments the instruction pointer
2. Next, the CPU **decodes** the instruction by looking at its binary bit pattern
 - This **bit pattern** might reveal that the **instruction has operands** (input values)
3. If operands are involved, the CPU **fetches the operands** from registers and memory
 - Sometimes, this involves **address calculations**
4. Next, the CPU **executes** the instruction, using any operand values it fetched during the earlier step
 - It also **updates a few status flags**, such as Zero, Carry, and Overflow
5. Finally, if an output operand was part of the instruction, the CPU **stores the result** of its execution in the operand


Instruction Execution Cycle

- An **operand** is a value that is either an input or an output to an operation
- For example, the expression $Z = X + Y$ has **two input operands** (X and Y) and a single **output operand** (Z)
- In order to **read program instructions from memory**, an address is placed on the **address bus**
- The **memory controller** places the requested code on the data bus
 - Making the code available inside the code cache



Instruction Execution Cycle

- The **instruction pointer's** value determines which instruction will be executed next.
- The instruction is analyzed by the **instruction decoder**
 - Causing appropriate digital signals to be sent to the **Control Unit**
 - **Control Unit** coordinates with the ALU and floating-point unit.
- **Control bus** carries signals that use the system clock to coordinate the transfer of data between different CPU components.



Reading from Memory

As a rule, computers read memory much more slowly than they access internal registers.

Reading a single value from memory involves four separate steps:

1. **Place the address** of the value you want to read on the address bus.
2. **Assert** (change the value of) the processor's RD (read) pin.
3. Wait few clock cycle for the memory chips to respond.
4. **Copy the data** from the data bus into the destination operand.

Each of these steps generally requires a single **clock cycle**,

Cache (1 of 2)

- CPU designers figured out that **computer memory creates a speed bottleneck**
 - because most programs have to **access variables**
- To reduce the amount of time spent in reading and writing memory
 - the **most recently used instructions and data are stored in high-speed memory called cache**
- The idea is that a program is more likely want to **access the same memory and instructions repeatedly**
 - so cache keeps these values where they can be accessed quickly

Cache (2 of 2)


- When the CPU begins to execute a program, it **loads the next thousand instructions** (for example) into cache
 - The assumption is that these instructions will be needed in the near future.
- If it happens to be a **loop** in that block of code, the same instructions will be in cache
- When the processor is able to find its data in cache memory, we call that a **cache hit**
- On the other hand, if the CPU tries to find something in cache and it's not there, we call that a **cache miss**

Loading and Executing a Program (1 of 3)

- The operating system (OS) searches for the program's filename in the current disk directory
 - If it cannot find the name there, **it searches a predetermined list** of directories (called *paths*) for the filename
 - If the OS fails to find the program filename, it issues an **error message**



How a Program Runs



Loading and Executing a Program (2 of 3)

- If the program file is found, the **OS retrieves basic information about the program's file** from the disk directory
 - including the file size and
 - its physical location on the disk drive.
- The OS determines the next available location in memory and loads the program file into memory
 - It allocates a block of memory to the program and enters information about the program's size and location into a table** (sometimes called a *descriptor table*).
 - The OS also adjust the values of pointers within the program** so they contain addresses of program data.

Loading and Executing a Program (3 of 3)


- The **OS begins execution of the program's first machine instruction** (its entry point).
- As soon as the program begins running, it is called a **process**.
- The OS assigns the process an **identification number** (process *ID*), which is used to **keep track** of it while running.
- It is the **OS's job** to **track the execution of the process** and to **respond to requests** for system resources.
 - Examples of resources are memory, disk files, and input-output devices.
- When the **process ends**, it is **removed from memory**.

What Are Assemblers and Linkers?

- **Assembler** is a utility program that converts source code programs from assembly language into an object file, a machine language translation of the program.
 - Optionally a Listing file is also produced.
 - We'll use **MASM** as our assembler.
- The **linker** reads the object file and checks to see if the program contains any calls to procedures in a link library.
 - The **linker** copies any required procedures from the link library, combines them with the object file, and produces the **executable file**.
 - Microsoft 16-bit linker is **LINK.EXE** and **32-bit is Linker LINK32.EXE**.
- **OS Loader:** A program that loads executable files into memory, and branches the CPU to the program's starting address, (may initialize some registers (e.g. IP)) and the program begins to execute.
- **Debugger** is a utility program, that lets you step through a program while it's running and examine registers and memory

FIGURE 3-7 Assemble-Link-Execute cycle.

MASM provides CodeView,
TASM provides Turbo Debugger and msdev.exe for 32-bit Window console programs.



QUESTIONS

ANSWER

Real address mode

$$\text{Linear address} = \text{Segment} \times 10 (\text{hex}) + \text{Offset}$$

\downarrow A1F0 \downarrow 04C0


$$\hookrightarrow A1F0 \times 10 = A1F00$$

$$\begin{array}{r} \hookrightarrow A1F00 \\ + 004C0 \\ \hline \underline{A23C0} \end{array} \quad F+14=19 \quad \begin{array}{c|c} 16 & 19 \\ \hline & \\ 1 & \longrightarrow 3 \\ \text{carry} & \downarrow \\ & \text{remainder} \end{array}$$

$$2. \begin{array}{r} 10 \ A \ 150 \\ C \ D \ 9 \ D \\ \hline \underline{1 \ 6 \ E \ E \ 0} \end{array} \quad 10+12=22 \quad \begin{array}{c|c} 16 & 22 \\ \hline & \\ 1 & \longrightarrow 6 \end{array}$$

Real Address Mode (1)

- ❖ A program can access up to six segments at any time
 - ✧ Code segment
 - ✧ Stack segment
 - ✧ Data segment
 - ✧ Extra segments (up to 3)
- ❖ Each segment is 64 KB
- ❖ Logical address
 - ✧ Segment = 16 bits
 - ✧ Offset = 16 bits
- ❖ Linear (physical) address = 20 bits



- holds base address of all executable instructions
- holds base address for stack
- holds base address for variables.
Stores data for the program
- is an extra data segment


Registers

32-bit General-Purpose Registers

accumulator (arithmetic operations)	EAX	EBP	referring access stack segment
base holds address	EBX	ESP	extended stack pointer register access stack segment
counter for looping	ECX	ESI	extended source index Point memory locations
multiply/divide operations	EDX	EDI	extended destination index Point memory locations

↳ arithmetic and data mov

↳ can be addressed as



32-BIT	16-BIT	8-BIT (High)	8-BIT (Low)
EAX	AX	AH	AL
EBX	BX	BH	BL
ECX	CX	CH	CL
EDX	DX	DH	DL

Remaining GPR

32-BIT	16-BIT
ESI	SI
EDI	DI
EBP	BP
ESP	SP

16 bit Segment Registers

CS	ES
SS	FS
DS	GS

Index Registers

- ↳ contain offset for data and instructions
- ↳ distance from base address of segment


Instruction Pointer Register

- ↳ contains address of next instruction to be executed

EFLAGS Register

- ↳ binary bits controlling CPU operations
- ↳ flag set = 1
- ↳ flag clear/reset = 0

FLAGS



Carry flag (CF)
↳ Set when unsigned arithmetic result too large
↳ 1 = carry
↳ 0 = no carry

Overflow flag (OF)
↳ Set when signed arithmetic result too large
↳ 1 = overflow
↳ 0 = no overflow

Sign flag (SF)
↳ Set when arithmetic result generates -ve value
↳ 1 = -ve
↳ 0 = +ve

Zero flag (ZF)
↳ Set when arithmetic operation generates 0
↳ 1 = zero
↳ 0 = not zero

Auxiliary carry
↳ set when carry/borrow from bit 3 to 4
↳ 1 = carry
↳ 0 = no carry

Parity
↳ Set if LSB contains even number of 1 bits

mov cx,1 sub cx,1 ; CX = 0, ZF = 1	mov al,1 sub al,2 ; AL = FFh, CF = 1
mov ax,0FFFh inc ax ; AX = 0, ZF = 1	mov eax,4 sub eax,5 ; EAX = -1, SF = 1
inc ax ; AX = 1, ZF = 0	
mov cx,0 sub cx,1 ; CX = -1, SF = 1	mov al,127 add al,1 ; OF = 1
add cx,2 ; CX = 1, SF = 0	mov al,-128 sub al,1 ; OF = 1
mov al,0FFh add al,1 ; AL = 00, CF = 1	mov al,-128 ; AL = 10000000b neg al ; AL = 10000000b, OF = 1

Zero Flag (ZF)



Whenever the destination operand equals Zero, the Zero flag is set.

```
mov cx,1  
sub cx,1      ; CX = 0, ZF = 1  
mov ax,0FFFFh  
inc ax       ; AX = 0, ZF = 1  
inc ax       ; AX = 1, ZF = 0
```

A flag is set when it equals 1.

A flag is clear when it equals 0.

Overflow Flag (OF)



The Overflow flag is set when the signed result of an operation is invalid or out of range.

```
; Example 1  
mov al,+127  
add al,1      ; OF = 1,   AL = ??  
  
; Example 2  
mov al,7Fh    ; OF = 1,   AL = 80h  
add al,1
```

Overflow/Carry Flags: Hardware Viewpoint

- How the **ADD** instruction modifies OF and CF:
 - CF = (carry out of the MSB)
 - OF = (carry out of the MSB) XOR (carry into the MSB)
- How the **SUB** instruction modifies OF and CF:
 - NEG the source and ADD it to the destination
 - CF = INVERT (carry out of the MSB)
 - OF = (carry out of the MSB) XOR (carry into the MSB)

Auxiliary Carry (AC) flag



- AC indicates a carry or borrow of bit 3 in the destination operand.
- It is primarily used in binary coded decimal (BCD) arithmetic.

```
mov al, 0Fh  
add al, 1      ; AC = 1
```

Sign Flag (SF)



The Sign flag is set when the destination operand is negative. The flag is clear when the destination is positive.

```
mov cx,0  
sub cx,1      ; CX = -1, SF = 1  
add cx,2      ; CX = 1, SF = 0
```

The sign flag is a copy of the destination's highest bit:

```
mov al,0  
sub al,1      ; AL=11111111b, SF=1  
add al,2      ; AL=00000001b, SF=0
```

A Rule of Thumb



- When adding two integers, remember that the Overflow flag is only set when . . .
 - Two positive operands are added and their sum is negative
 - Two negative operands are added and their sum is positive

What will be the values of OF flag?
mov al,80h
add al,92h ; OF =

mov al,-2
add al,+127 ; OF =

31

Parity (PF) flag



- PF is set when LSB of the destination has an even number of 1 bits.

```
mov al, 10001100b  
add al, 00000010b; AL=10001110, PF=1  
sub al, 10000000b; AL=00001110, PF=0
```

```
mov ax,00FFh  
add ax,1      ; AX= 0100h SF= 0 ZF= 0 CF= 0  
sub ax,1      ; AX= 00FFh SF= 0 ZF= 0 CF= 0  
add al,1      ; AL= 00h   SF= 0 ZF= 1 CF= 1  
mov bh,6Ch  
add bh,95h     ; BH= 01h   SF= 0 ZF= 0 CF= 1  
  
mov al,2  
sub al,3      ; AL= FFh   SF= 1 ZF= 0 CF= 1
```

Radix

13 decimal
 13d decimal
 1001b binary
 A5h hexadecimal
 12o octal
 120 octal

Directives

Commands that are recognised and acted upon by the compiler

```

myVar  DWORD 26
mov    eax, myVar
       ; DWORD directive
       ; MOV instruction
  
```

Defining segments



()	1
+ , -	2
* , /	3
MOD	4
+,-	5

6-9

Real number constants

↳ [sign] integer. [integer][exponent]
 ↳ at least one digit and decimal point

2.
 +3.0
 -4.2E+05
 26.E5

also used for comments

copies necessary definitions

TITLE Add and Subtract

(AddSub.asm)

.code → marks beginning of code

main PROC → identifies beginning of procedure

```

mov    eax, 10000h      ; EAX = 10000h
add    eax, 40000h      ; EAX = 50000h
sub    eax, 20000h      ; EAX = 30000h
call   DumpRegs         ; display registers
       ; displays value of registers
exit
main ENDP
END main
  
```

end directives

Character constants

↳ 'A'
↳ 'c'

0 → 255 unsigned

String constants

-128 → 127 signed

```

value1 BYTE 'A' ; character constant
value2 BYTE 0    ; smallest unsigned byte
value3 BYTE 255  ; largest unsigned byte
value4 SBYTE -128 ; smallest signed byte
value5 SBYTE +127 ; largest signed byte
value6 BYTE ?     ; uninitialized byte
  
```

Byte 8 BYTE

Word 16 WORD

Doubleword 32 DWORD

Quadword 64 QWORD

Double quadword 128

- all unsigned

- adding 'S' makes them signed
↳ SBYTE, SWORD, SDWORD

COPY Small value to big

- data
count WORD !
variable 16 bit → value

- code
MOV ECX, 0 → equal to 0 → for signed
MOV CX, count → equal to
0xFFFFFFFF
16 bit

indirect operators/direct offset

- data
arrB BYTE 10h, 20h, 30h
- code
MOV ESI, OFFSET arrB → address(pointer)
MOV AL, [ESI] AL = 10h
INC ESI
MOV AL, [ESI] AL = 20h

arrB	address	esi
10	41	41
20	42	42
30	43	43

MOVZX

- ↳ used with unsigned integers
- ↳ extends value to 16 or 32 bits

- data
VAL BYTE 1000111b
8 bit

- code
MOVZX AX, VAL AX = 0000000D1000111b
16 bit

Scale factors in indexed Operands

variable [reg32 * TYPE variable]
arrB [esi * TYPE arrayB]

will increment according to type
e.g. BYTE inc1
WORD inc2

MOVsx

- ↳ used with signed integers
- ↳ extends to 16 or 32 bits

- data
VAL BYTE 1000111b
16 unsigned

- code
MOVsx AX, VAL AX = 11111110000000b
16 bit

DUP operator

↳ allocates storage for multiple data items

- BYTE 20 DUP(0) all 20 bytes equal to 0
- BYTE 20 DUP(?) all 20 bytes uninitialized

HLL compilers translate main expressions into binary

add : addition

sub : subtraction

inc : increment

dec : decrement

neg : reverses the sign by 2's complement

PTR: override declared size of an operand

TYPE: returns size in bytes

LENGTHOF: counts no. of elements in an array

SIZEOF: returns LENGTHOF × TYPE

Examples that use multiple initializers:

MOV INSTRUCTION
 •Operands of same size
 •Both can't be memory operators } same for ADD, SUB

```
.data
    var1 BYTE 10h
    .code
        mov al,var1
        mov al,[var1]
        ↑
        alternate format

.data
    count BYTE 100
    wVal WORD 2
    aval WORD 5

.code
    mov bl,count
    mov ax,wVal
    mov count,al
    mov al,wVal -> 16 bit
    mov ax, count -> 8 bit
    mov eax, count -> 32 bit
    mov aval,wval -> memory operands
    ; error
```

```
list1 BYTE 10,20,30,40
list2 BYTE 10,20,30,40
    BYTE 50,60,70,80
    BYTE 81,82,83,84
list3 BYTE ?,32,41h,00100010b
list4 BYTE 0Ah,20h,'A',22h
```

PTR OPERATOR

•can be used to override size of an operand

```
.data
    myDouble DWORD 12345678h
    .code
        mov ax,myDouble           ;error - why?
        mov ax,WORD PTR myDouble ; loads 5678h
```

TYPE operator

•returns the size, in bytes

.data

Expression	Value
TYPE var1	1
TYPE var2	2
TYPE var3	4
TYPE var4	8

XCHG OPERATOR

•one operand needs to be a register
 size same

```
.data
    var1 WORD 1000h
    var2 WORD 2000h

.code
    xchg ax,bx          ; exchange 16-bit regs
    xchg ah,al          ; exchange 8-bit regs
    xchg var1,bx         ; exchange mem, reg
    xchg eax,ebx         ; exchange 32-bit regs

    xchg var1,var2       ; error: two memory operands
```

LENGTHOF operator

•counts the number of elements in an array

.data

Expression	Value
LENGTHOF byte1	3
LENGTHOF array1	30 + 2
LENGTHOF array2	5 * 3
LENGTHOF array3	4
LENGTHOF digitStr	9

.code
 mov ecx, LENGTHOF array1

INC/DEC OPERATOR

•works only on memory or register

```
.data
    myWord WORD 1000h
    myDword DWORD 10000000h
    .code
        inc myWord             ; 1001h
        dec myWord             ; 1000h
        inc myDword            ; 10000001h

        mov ax,00FFh           ; AX = 0100h
        inc ax                 ; AX = 0100h
        mov ax,00FFh
        inc al                 ; AX = 0000h

        inc [esi]   ; error: operand must have size
```

SIZEOF operator

•returns LENGTHOF * TYPE

.data

byte1	BYTE 10,20,30	; 3
array1	WORD 30 DUP(?,0,0)	; 64
array2	WORD 5 DUP(3 DUP(?))	; 30
array3	DWORD 1,2,3,4	; 16
digitStr	BYTE "12345678",0	; 9

.code
 mov ecx, SIZEOF array1

INDIRECT operand

- holds the address of a variable

```
.data
    val1 BYTE 10h,20h,30h
.code
    mov esi,OFFSET val1
    mov al,[esi]           ; dereference ESI (AL = 10h)

    inc esi
    mov al,[esi]           ; AL = 20h

    inc esi
    mov al,[esi]           ; AL = 30h

    • Because the assembler does not know whether ESI points to a byte, word, doubleword, or some other size. The PTR operator confirms the operand size:
      inc BYTE PTR [esi]
```

INDEXED operand

- adds a constant to a register to generate an effective address.

```
.data
    arrayW WORD 1000h,2000h,3000h
.code
    mov esi,0
    mov ax,[arrayW + esi]       ; AX = 1000h

    mov ax, arrayW[esi]         ; alternate format

    add esi,2
    add ax,[arrayW + esi]
```

JMP instruction

- causes an unconditional transfer to a destination

```
top:   INC AX
        MOV BX, AX
        jmp top
```

DIRECT OFFSET OPERANDS

```
.data
    arrayB BYTE 10h,20h,30h,40h
.code
    mov al,arrayB+1          ; AL = 20h
    mov al,[arrayB+1]         ; alternative notation
```

INDEX SCALING

```
.data
    arrayB BYTE 0,1,2,3,4,5
    arrayW WORD 0,1,2,3,4,5
    arrayD DWORD 0,1,2,3,4,5
.code
    mov esi,4
    mov al,arrayB[esi*TYPE arrayB] ; 04
    mov bx, arrayW[esi*TYPE arrayW] ; 0004
    mov edx, arrayD[esi*TYPE arrayD] ; 00000004
```

NESTED LOOPS

```
.data
    count DWORD ?
.code
    mov ecx,100               ; set outer loop count
L1:
    mov count,ecx             ; save outer loop count
    mov ecx,20                 ; set inner loop count
L2:
    loop L2                   ; repeat the inner loop
    mov ecx,count              ; restore outer loop count
    loop L1                   ; repeat the outer loop
```

procedures/functions

Example 04: (Addition of Two Numbers)

INCLUDE Irvine32.inc

```
.data
var1 DWORD 5
var2 DWORD 6
.code
main PROC
    call AddTwo
    call writeint
    call crlf
    exit
main ENDP
AddTwo PROC
    mov eax,var1
    mov ebx,var2
    add eax,var2
    ret
AddTwo ENDP
END main
```

LOOP instruction

- loop destination must be within -128 to +127 bytes of the current location counter.

The execution of the LOOP instruction involves two steps:

1. First, it subtracts 1 from ECX.
2. Next, it compares ECX to zero. If ECX is not equal to zero, a jump is taken to the label identified by *destination*. Otherwise, no jump takes place, and control passes to the instruction following the loop.

```
mov ax,0
mov ecx,5

L1:   inc ax
      loop L1
      mov bx,ax
```

NOT instruction



NOT destination

- Example:

```
mov al, 11110000b
not al
```

NOT 00111011

11000100 — inverted

NOT

X	$\neg X$
F	T
T	F

Convert to uppercase

```
mov al,'a'          ; AL = 01100001b
and al,11011111b   ; AL = 01000001b
```

AND instruction



AND destination, source

AND

- Example:

```
mov al, 00111011b
and al, 00001111b
```

00111011

AND 00001111

cleared 00001011

bit extraction unchanged

x	y	$x \wedge y$
0	0	0
0	1	0
1	0	0
1	1	1

OR instruction



OR destination, source



- Example:

```
mov dl, 00111011b
or dl, 00001111b
```

00111011

OR 00001111

unchanged 00111111

set

x	y	$x \vee y$
0	0	0
0	1	1
1	0	1
1	1	1

XOR instruction



XOR destination, source



- Example:

```
mov dl, 00111011b
xor dl, 00001111b
```

00111011

XOR 00001111

unchanged 00110100

x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0

XOR is a useful way to invert the bits in an operand and data encryption

TEST instruction



- Performs a nondestructive AND operation between each pair of matching bits in two operands
- No operands are modified, but the flags are affected.
- Example: jump to a label if either bit 0 or bit 1 in AL is set.

```
test al,00000011b
jnz ValueNotFound
```

- Example: jump to a label if neither bit 0 nor bit 1 in AL is set.

```
test al,00000011b
jz ValueNotFound
```

Compare instructions

unsigned	ZF	CF
destination<source	0	1
destination>source	0	0
destination=source	1	0

signed	flags
destination<source	SF != OF
destination>source	SF == OF
destination=source	ZF=1

Setting and clearing individual flags



```
and al, 0          ; set Zero
or al, 1          ; clear Zero
or al, 80h         ; set Sign
and al, 7Fh        ; clear Sign
stc               ; set Carry
clc               ; clear Carry

mov al, 7Fh
inc al             ; set Overflow

or eax, 0          ; clear Overflow
```

61

- Clrscr**
Clears the console window and locates the cursor at the above left corner.
- Crlf**
Writes the end of line sequence to the console window.
- WriteBin**
Writes an unsigned 32-bit integer to the console window in ASCII binary format.
- WriteChar**
Writes a single character to the console window.
- WriteDec**
Writes an unsigned 32-bit integer to the console window in decimal format.
- WriteHex**
Writes a 32-bit integer to the console window in hexadecimal format.
- WriteInt**
Writes a signed 32-bit integer to the console window in decimal format.
- WriteString (EDX=OFFSET String)**
Writes a null-terminated string to the console window.
- ReadChar**
Waits for single character to be typed at the keyboard and returns that character.
- ReadDec**
Reads an unsigned 32-bit integer from the keyboard.

11. ReadHex
Reads a 32-bit hexadecimal integers from the keyboard, terminated by the enter key.

12. ReadInt
Reads a signed 32-bit integer from the keyboard, terminated by the enter key.

13. ReadString (EDX=OFFSET, ECX=SIZEOF)
Reads a string from the keyboard, terminated by the enter key.

14. Delay (EAX)
Pauses the program execution for a specified interval (in milliseconds).

15. Randomize
call RANDOM RANGE
Seeds the random number generator with a unique value.

16. DumpRegs
Displays the EAX, EBX, ECX, EDX, ESI, EDI, ESP, EIP and EFLAG registers.

17. DumpMem (ESI=Starting OFFSET, ECX=LengthOf, EBX=Type)
Writes the block of memory to the console window in hexadecimal.

18. getDateTime
Gets the current date and time from system

19. GetMaxXY (DX=col, AX=row)
Gets the number of columns and rows in the console window buffer.

20. GetTextColor (Background= Upper AL, Foreground= Lower AL)
Returns the active foreground and background text colors in the console window.

21. Gotoxy (DH=row , DL=col)
Locates the cursor at a specific row and column in the console window. By default X coordinate range is 0-79, and Y coordinate range is 0-24.

22. MsgBox (EDX=OFFSET String, EBX= OFFSET Title)
Displays a pop-up message box.

23. MsgBoxAsk (EDX=OFFSET String, EBX= OFFSET Title)
Displays a yes/no question in a pop-up message box.
(EAX=6 YES, EAX=7 NO)

24. SetTextColor (EAX=Foreground + (Background*16))
Sets the foreground and background colors of all subsequent text output to the console.

25. WaitMsg
Display a message and wait for the Enter key to be pressed.

Some conditional jump instructions treat operands of the CMP(compare) instruction as signed numbers.

Mnemonic	Description
JE	Jump if equal
JG/JNLE	Jump if greater/Jump if not less than or equal
JL/JNGE	Jump if less/Jump if not greater
JGE/JNL	Jump if greater or equal/Jump if less
JLE/JNG	Jump if less or equal/Jump if not greater
JNE	Jump if not equal

Mnemonic	Description	Flags
JZ	Jump if zero	ZF = 1
JNZ	Jump if not zero	ZF = 0
JC	Jump if carry	CF = 1
JNC	Jump if not carry	CF = 0
JO	Jump if overflow	OF = 1
JNO	Jump if not overflow	OF = 0
JS	Jump if signed	SF = 1
JNS	Jump if not signed	SF = 0
JP	Jump if parity (even)	PF = 1
JNP	Jump if not parity (odd)	PF = 0

IMUL => signed MUL examples multiplied by eax/ax/ah unsigned

100h * 2000h, using 16-bit operands:

```
.data
val1 WORD 2000h
val2 WORD 100h
.code
mov ax, val1
mul val2 ; DX:AX=00200000h, CF=1
```

The Carry flag indicates whether or not the upper half of the product contains significant digits.

IDIV => signed DIV examples dividend eax/ax/ah unsigned

Divide 8003h by 100h, using 16-bit operands:

```
mov dx,0 ; clear dividend, high
mov ax,8003h ; dividend, low
mov cx,100h ; divisor
div cx ; AX = 0080h, DX = 3
```

Same division, using 32-bit operands:

```
mov edx,0 ; clear dividend, high
mov eax,8003h ; dividend, low
mov ecx,100h ; divisor
div ecx ; EAX=00000080h, EDX=3
```

CBW, CWD, CDQ instructions

- The CBW, CWD, and CDQ instructions provide important sign-extension operations:

- CBW (convert byte to word) extends AL into AH
- CWD (convert word to doubleword) extends AX into DX
- CDQ (convert doubleword to quadword) extends EAX into EDX

- For example:

```
mov eax,0FFFF9Bh ; -101 (32 bits)
cdq ; EDX:EAX = FFFFFFFFFFFFFF9Bh
; -101 (64 bits)
```

var3 = (var1 * -var2) / (var3 - ebx)

```
mov eax,var1
mov edx,var2
neg edx
mul edx ; left side: edx:eax
mov ecx,var3
sub ecx,ebx
div ecx ; eax = quotient
mov var3,eax
```

NEG (negate) Instruction

Reverses the sign of an operand. Operand can be a register or memory operand.

```
.data
valB BYTE -1
valW WORD +32767
.code
    mov al, valB      ; AL = -1
    neg al           ; AL = +1
    neg valW        ; valW = -32767
```

WHILE Loops

```
while( eax < ebx)
    eax = eax + 1;

while:
    cmp eax,ebx      ; check loop condition
    jge _endwhile   ; false? exit loop
    inc eax         ; body of loop
    jmp _while      ; repeat the loop
_endwhile:
```

89

LOOPNZ ?

LOOPNE

Jumps based on unsigned comparisons

Mnemonic	Description
JA	Jump if above (if <i>leftOp</i> > <i>rightOp</i>)
JNBE	Jump if not below or equal (same as JA)
JAE	Jump if above or equal (if <i>leftOp</i> >= <i>rightOp</i>)
JNB	Jump if not below (same as JAE)
JB	Jump if below (if <i>leftOp</i> < <i>rightOp</i>)
JNAE	Jump if not above or equal (same as JB)
JBE	Jump if below or equal (if <i>leftOp</i> <= <i>rightOp</i>)
JNA	Jump if not above (same as JBE)

> \geq < \leq

Table-driven selection

Step 1: create a table containing lookup values and procedure offsets:

```
.data
CaseTable BYTE 'A'          ; lookup value
        DWORD Process_A ; address of procedure
EntrySize = ($ - CaseTable)
BYTE 'B'
DWORD Process_B
BYTE 'C'
DWORD Process_C
BYTE 'D'
DWORD Process_D

NumberOfEntries = ($ - CaseTable) / EntrySize
```

Step 2: Use a loop to search the table. When a match is found, we call the procedure offset stored in the current table entry:

```
mov ebx,OFFSET CaseTable ; point EBX to the table
mov ecx,NumberOfEntries ; loop counter

L1:cmp al,[ebx]           ; match found?
jne L2                  ; no: continue
call NEAR PTR [ebx + 1]  ; yes: call the procedure
jmp L3                  ; and exit the loop
L2:add ebx,EntrySize     ; point to next entry
loop L1                 ; repeat until ECX = 0

L3:
```

required for procedure pointers

94

SHL instruction

t left, add 0 in end

Shifting left 1 bit multiplies a number by 2

```
mov dl,5
shl dl,1
```

Before: 0 0 0 0 0 1 0 1 = 5
After: 0 0 0 0 1 0 1 0 = 10

Shifting left n bits multiplies the operand by 2^n


For example, $5 * 2^2 = 20$

```
mov dl,5
shl dl,2
; DL = 20
```

LOGICAL : adds 0 in place

SHR instruction

Shift right, add 0 at beg




Shifting right n bits divides the operand by 2^n

```
mov dl,80
shr dl,1
; DL = 40
shr dl,2
; DL = 10
```

SAL and SAR instructions

- SAL (shift arithmetic left) is identical to SHL.
- SAR (shift arithmetic right) performs a right arithmetic shift on the destination operand.




- An arithmetic shift preserves the number's sign.

```
mov dl,-80
sar dl,1
; DL = -40
sar dl,2
; DL = -10
```

int

ROL instruction

- ROL (rotate) shifts each bit to the left
- The highest bit is copied into both the Carry flag and into the lowest bit
- No bits are lost




```
mov al,11110000b      ; AL = 11100001b
rol al,1
mov dl,3Fh             ; DL = F3h
rol dl,4
```

102

ROR instruction

- ROR (rotate right) shifts each bit to the right
- The lowest bit is copied into both the Carry flag and into the highest bit
- No bits are lost




103

SHLD example

Shift wval 4 bits to the left and replace its lowest 4 bits with the high 4 bits of AX:


```
.data
wval WORD 9BA6h
.code
mov ax,0AC36h
shld wval,ax,4
```



SHRD example


Shift AX 4 bits to the right and replace its highest 4 bits with the low 4 bits of DX:

```
mov ax,234Bh
mov dx,7654h
shrd ax,dx,4
```



RCR instruction

- RCR (rotate carry right) shifts each bit to the right
- Copies the Carry flag to the most significant bit
- Copies the least significant bit to the Carry flag




```
stc          ; CF = 1
mov ah,10h   ; CF,AH = 00010000 1
rcr ah,1    ; CF,AH = 10001000 0
```

105

RCL instruction

- RCL (rotate carry left) shifts each bit to the left
- Copies the Carry flag to the least significant bit
- Copies the most significant bit to the Carry flag



```
cld          ; CF = 0
mov bl,88h   ; CF,BL = 0 10001000b
rcl bl,1    ; CF,BL = 1 00010000b
rcl bl,1    ; CF,BL = 0 00100001b
```


104

Isolating a bit string

```
mov al,d1      ; make a copy of DL
and al,0001111b ; clear bits 5-7
mov day,al     ; save in day variable
```

```
mov ax,dx      ; make a copy of DX
shr ax,5       ; shift right 5 bits
and al,0000111b ; clear bits 4-7
mov month,al   ; save in month variable
```

```
mov al,dh      ; make a copy of DX
shr al,1       ; shift right 1 bit
mov ah,0        ; clear AH to 0
add ax,1980    ; year is relative to 1980
mov year,ax    ; save in year
```



```

INCLUDE Irvine32.inc
.data
array DWORD 60,4,17,45,7
inde DWORD 0
len DWORD 0
sto DWORD ?
esiadd DWORD ?

.code
swaps PROTO, a1:PTR DWORD,sizess:DWORD,index:DWORD
main PROC
    mov ecx,lengthof array
    mov len,ecx
    mov esi,offset array
    mov sto,ecx
    mov esi,offset array
    mov ecx,len
    mov eax,0
    max:
        cmp [esi],eax
        jge great
        jl quit
    great:
        mov eax,[esi]
        mov edx,ecx
        jmp quit
    quit:
        add esi,4
    loop max
    mov eax,len
    sub len,edx
    mov edx,len
    mov len,eax
   (INVOKE swaps, offset array,len,edx)
    dec len
    call display
    mov ecx,sto
loop l1

exit
main ENDP

```

PARAMETER : TYPE
NAME

save register values
 only state
 becomes
 in for
 end

```

display PROC uses esi ecx ebx,
    mov esi , OFFSET array
    mov ecx, LENGTHOF array
    mov ebx, TYPE array
    call dumpmem
    ret 5
display ENDP

swaps PROC, a1:PTR DWORD ,sizess:DWORD,index:DWORD
    pushad
    mov edx, sizess
    dec edx
    mov edi,index
    mov esi,a1
    mov eax,[esi+edi*4]
    mov ebx,[esi+edx*4]
    xchg eax,ebx
    mov [esi+edi*4],eax
    mov [esi+edx*4],ebx
    popad
    ret
swaps ENDP

END main

```

copies from one string to another

MOVSB, MOVSW, MOVS

copy from esi

base to edi use rep

esi length in ecx

esi, edi automatically inc/dec

DIRECTION FLAG

DF=0 , inc edi,esi

DF=1 , dec edi,esi

Cld → mov forward

Std → mov backward

compare two strings

CMPSB, CMPSW, CMPSD

compare esi and edi

Scan for same char

SCASB, SCASW, SCASD

compare al/ax/eax to edi

↓
char

use REPNE

Opposites

Store ax into edi

STOSB, STOSW, STOSD

mov [edi], ax

use Rep

unless using loop
no need to inc
as done automatically

LODSB, LODSW, LODSD

mov al/ax/eax, [esi]

mov esi, offset array

mov ecx, length of array

mov ebx, type array

call dump mem

OR

PUSH TYPE array

PUSH LENGTH of array

PUSH offset array

call dump mem

Str_length PROTO,
pString:PTR BYTE ; pointer to string
returns length in eax

Str_copy PROTO
source:PTR BYTE, ; pointer to string
target:PTR BYTE ; pointer to string

Str_trim PROTO,
pString:PTR BYTE, ; points to string
char:BYTE ; char to remove

Str_ucase PROTO,
pString:PTR BYTE ; pointer to string

ESP

ESP

100	PUSH	EAX
96	PUSH	EBX
94	XCHG	EAX, ECX
no change		
96	POP	ECX
94	PUSH	EAX
96	POP	EBX

EDV

assings name to given value

- PUSH esp decrements
- POP esp increments

enter → push ebp
mov ebp,esp
;
;
leave → mov esp,ebp
pop ebp

enter 8,0 → push ebp
mov ebp,esp
sub esp,8
reserve space
for local variables

pushad → pushes all registers
popad → pops all registers

uses esi,ecx → push esi
push ecx
;
;
→ pop ecx
pop esi

ret n → same thing
EIP=[ESP]
ESP:ESP+4+n
cleans up stack

←
REPLACE WITH

mov esi,offset string
lea esi,string

procedure PROC

local temp:DWORD, swap:BYTE

→ push ebp
mov ebp,esp
add, OFFFFF8h ; add -8 to esp
...
mov esp,ebp
pop ebp
ret

destination source
mov BL, AL

D → linked ← REG

as reg has source AL → source → choose self → always a register
0 → check table

R/M → linked ← MOD

↓ as both registers

other operator ← BL
↙ D11
check table

Opcode W

mov O → as 8 bit operation

100010
L will be given

Opcode D W MOD REG R/M
100010 0 0 11 DOP 01
Convert to hexa

MOV BL, AL => 88C3H

destination source
mov CX, DX

OPCODE	D	W	MOD	REG	R/M
100010	1	1	11	001	010

given
↓
REG is destination
↓
16 bit
↓
both registers
↓
take any one of both registers

into hexa

8BCA H

MOV 100010

add 000000D

sub 001010D

memory reg
add [BX],[DI] + 4567H , DX
000000

Opcode D W MOD REG R/M displacement Low displacement H

0000000 0 1 10 010 001 67H 45H
↓ ↓ ↓ ↓
source 16bit memory 16bit DX

into hexa

01A1 6745H

add AX,[BP][SI] + 45 H
8 bit

Opcode D W MOD REG R/M displacement Low displacement H

0000000 1 1 01 000 010 45H

destination
↓
16 bit AX
↓
8 bit memory AX
↓
memory

into hexa

0342 45H

Opcode 6 bit	BYTE 1			BYTE 2			R/M	MOD	REG	displacement	LB displacement	HB displacement
	D	displacement	Size of disp.	W								
100010	0	1	10	010	001	110				34H		12H

MOV
→
Registers are required if we consider memory unit 1
If REG = source D=0
If REG = destination D=1

(n)			MOD=11				EFFECTIVE ADDRESS CALCULATION		
R/M	W=0	W=1	R/M	MOD=00	MOD=01	MOD=10	111	BH	DI
000	AL	AX	000	(BX)+(SI)		(BX)+(SI)+D8			(BX)+(SI)+D16
001	CL	CX	001	(BX)+(DI)		(BX)+(DI)+D8			(BX)+(DI)+D16
010	DL	DX	010	(BP)+(SI)		(BP)+(SI)+D8			(BP)+(SI)+D16
011	BL	BX	011	(BP)+(DI)		(BP)+(DI)+D8			(BP)+(DI)+D16
100	AH	SP	100	(SI)		(SI)+D8			(SI)+D16
101	CH	BP	101	(DI)		(DI)+D8			(DI)+D16
110	DH	SI	110	DIRECT ADDRESS		(BP)+D8			(BP)+D16
111	BH	DI	111	(BX)		(BX)+D8			(BX)+D16

CISC

- ↳ emphasis on hardware
- ↳ multiple clock cycle
- ↳ less pipeline
- ↳ memory to memory (load and store)
- ↳ variable format instruction
- ↳ any instruction may refer memory

RISC

CLOCK CYCLE
(fetching, decoding, executing)

- ↳ emphasis on software
- ↳ single clock cycle
- ↳ highly pipelined
- ↳ register to register
- ↳ fixed format instruction
- ↳ only load/store refer memory

Pipeline Hazards


↳ Data Hazard

↳ Write after read

↳ Write after write

↳ Read after write

$$\begin{array}{l} 1. R_2 \leftarrow R_2 + R_3 \\ 2. R_5 \leftarrow R_2 + R_4 \end{array}$$



hence reads wrong value of R2

Pipelining

- ↳ process of arrangement of hardware elements of CPUs to increase performance
- ↳ execute more than one instruction simultaneously
- ↳ instructions overlap in execution

↳ USES RISC TO PIPELINE IN 5 STAGES

↳ SPACE TIME DIAGRAM

SOLUTION

↳ add NOP (non operation instructions)

↳ instruction scheduling

$$R_2 \leftarrow R_2 + R_3$$

NOP

NOP

NOP

$$R_5 \leftarrow R_2 + R_4$$

↳ add stalls/bubbles

↳ data forwarding

↳ Control Hazard

branch conditions



but we going linewise so
all these will be pushed as
100 th instruction need to be
executed

↳ Structural Hazard

different instruction access the same thing



→ different instructions accessing memory at same time

C B W convert byte to word

C W D word to dword

C D Q dword to quadword

MIPS

8

Types of instructions

- Data operations R-type**
 - Arithmetic (add, subtract, ...)
 - Logical (and, or, not, xor, ...)
- Data transfer I-type**
 - Load (memory \rightarrow register)
 - Store (register \rightarrow memory)
- Sequencing**

I-type Branch (conditional, e.g., $<$, $>$, $==$)
Jump (unconditional, e.g., goto)

```
load r0 mem[7]
loop:
    r1 = r0 - 2
    j_zero r1 done
    r0 = r0 + 1
    jump loop
done:
```



Function	Instruction	Effect
add	add R1, R2, R3	R1 = R2 + R3
sub	sub R1, R2, R3	R1 = R2 - R3
add immediate	addi R1, R2, 145	R1 = R2 + 145
multiply	mult R2, R3	hi, lo = R1 * R2
divide	div R2, R3	low = R2/R3, hi = remainder
and	and R1, R2, R3	R1 = R2 & R3
or	or R1, R2, R3	R1 = R2 R3
and immediate	andi R1, R2, 145	R1 = R2 & 143
or immediate	ori R1, R2, 145	R1 = R2 145
shift left logical	sll R1, R2, 7	R1 = R2 << 7
shift right logical	srl R1, R2, 7	R1 = R2 >> 7
load word	lw R1, 145(R2)	R1 = memory[R2 + 145]
store word	sw R1, 145(R2)	memory[R2 + 145] = R1
load upper immediate	lui R1, 145	R1 = 145 << 16
branch on equal	beq R1, R2, 145	if (R1 == R2) go to PC + 4 + 145*4
branch on not equal	bne R1, R2, 145	if (R1 != R2) go to PC + 4 + 145*4
set on less than	slt R1, R2, R3	if (R2 < R3) R1 = 1, else R1 = 0
set less than immediate	slti R1, R2, 145	if (R2 < 145) R1 = 1, else R1 = 0
jump	j 145	go to 145
jump register	jr R31	go to R31
jump and link	jal 145	R31 = PC + 4; go to 145

(Complete table is printed in the book for reference.)



R-Format for Register-Register ALU Instructions

op	rs	rt	rd	shamt	funct
6 bit	5 bit	5 bit	5 bit	5 bit	6 bit

- op**: (opcode) identifies the ALU instruction type;
- rs**: first source operand
- rt**: second source operand
- rd**: destination register
- shamt**: shift amount
- funct**: identifies the different type of ALU instructions

Cristina Silvano - Politecnico di Milano

- 5 -

March 2014



I-Format for Immediate ALU Instructions

op	rs	rt	immediate/offset/address
6 bit	5 bit	5 bit	16 bit

- op** (opcode): identifies immediate instruction type;
- rs**: source register;
- rt**: destination register;
- immediate**: contains the value of the immediate operand (in the range $-2^{15} \dots +2^{15}-1$).

Cristina Silvano - Politecnico di Milano

- 6 -

March 2014



J-Format for Unconditional Jumps

op	address
6 bit	26 bit

- op** (opcode): identifies the jump instruction type;
- address**: contains 26-bit of 32-bit absolute word address of jump destination:

4 bit	26 bit	2 bit
PC+4 [31:28]	address [25:0]	00

Cristina Silvano - Politecnico di Milano

- 9 -

March 2014

ishma hafeez
notes
repst
sheet