

# 2025 Design, Automation & Test in Europe Conference (DATE)

March 31 – April 2, 2025

Lyon, France

**GETTING STARTED**

**WELCOME**

**CONFERENCE INFORMATION**

**SESSIONS**

**AUTHORS**

**SEARCH**



**IEEE**

**DATE<sup>25</sup>**

**IEEE  
eCP**  
*eXpress Conference Publishing*

# Getting Started

## The Electronic Guide

This Electronic Guide file (START.PDF) contains hypertext links to individual manuscript PDF files. Links are represented by colored text (e.g., a name or title); clicking on the link opens the manuscript PDF.

### Adobe® Reader®

Before you start browsing and using the information on this disc, you will need to install Adobe® Reader®.

***It is recommended that Adobe® Reader® 11 or higher be used to navigate and view the disc contents.***

You may upgrade your version of Adobe® Reader® at the Adobe website, <http://www.Adobe.com>.

For additional information, please view the [README.TXT](#) file on this disc.

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Getting Started

## Navigation Tips

*Please note:* This Electronic Guide works best with Adobe® Reader®. Navigation links, such as, “Return to Proceedings” may not function correctly if Adobe® Acrobat® is used.


The Search feature may not function correctly with Adobe® Reader® 9. If there is any issue using the Search feature of this eGuide, please update Adobe® Reader® to the latest version available in the INSTALLS folder.

### *Change Adobe® Reader® 11 Preferences:*

If you are using Adobe® Reader® 9 or higher, it is necessary to change the PDF/A View Mode so the navigational bookmarks in the papers function correctly.

*For PC Users:* In the menu bar go to Edit > Preferences > Documents, there is a setting called PDF/A View mode. Change this setting to “Never” as shown below.

*For Mac Users:* In the menu bar go to Adobe Reader> Preferences...>Documents, there is a setting called PDF/A View mode. Change this setting to “Never” as shown below.



DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




# Getting Started

## Navigation Tips

### Change Adobe® Reader® Preferences

Under the Edit > Preferences > Documents, there is a setting called “Open cross-document links in same window”. Unchecking the box for this setting will allow the Electronic Guide (START.PDF) to remain open when opening a manuscript PDF. For Mac users start at the Adobe Reader menu. Then, to return to the Electronic Guide, simply close the manuscript PDF.




DATE  
2025

Main Menu

Conference

Sessions

Authors




# Getting Started

## Navigation Tips


*Turn on Toolbar Options*

In Adobe® Reader®, the navigation toolbar is at the top of the window:



In the navigation toolbar, “Previous Page” and “Next Page” buttons are hidden by default. To display them, right click on the navigation bar > Page Navigation menu, click on Show All Page Navigation Tools. This will put a check mark next to all of the navigation tools available.

For more information on using Adobe® Reader® options and functions, please see the Adobe® Reader® built-in Help section.



DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Welcome

Welcome to the **2025 Design, Automation & Test in Europe Conference (DATE)** on USB. This eGuide is designed so that you may locate papers by session or author, as well as with full text search.

Papers originated as electronic files and were converted to Adobe Acrobat PDF file format for cross-platform access. Even though the viewing quality on your monitor may vary, all papers print clearly.

Be sure to read the “Getting Started” section for useful recommendations on how to use this electronic guide.

Thank you and enjoy!

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



## Trademarks and Copyrights

Adobe, the Adobe logo, Acrobat and the Acrobat logo are trademarks of Adobe Systems Incorporated or its subsidiaries and may be registered in certain jurisdictions. Macintosh is a registered trademark of Apple Computer, Inc. Windows is a trademark of Microsoft Corporation.

**Copyright and Reprint Permission:** Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2020 by the Institute of Electrical and Electronics Engineers, Inc.

The Electronic Guide (Eguide™) is the property of InControl Productions, Inc. Copyright and other intellectual property laws protect these materials. Reproduction or retransmission of the materials, in whole or in part, in any manner, without the prior written consent of the copyright holder, is a violation of copyright law. Individuals must preserve any copyright or other notices contained in or associated with them. Users may not distribute such copies to others, whether or not in electronic form, whether or not for a charge or other consideration, without prior written consent of the copyright holder of the materials. Permission to reproduce the Eguide™ may be obtained by contacting InControl Productions, Inc. Attn: Copyrights & Permission, 1172 South Main Street, Suite 168, Salinas, California 93901. All rights reserved. Copyright © 2020 InControl Productions, Inc.

All other products or name brands are trademarks of their respective holders.

Main Menu

Conference

Sessions

Authors



# Conference Information

## 2025 Design, Automation & Test in Europe Conference (DATE)

- [Title Page](#)
- [Copyright Page](#)
- [Date25 Sponsors](#)
- [Date25 Foreword](#)
- [Date25 Executive Committee](#)
- [Date25 Sponsors Committee](#)
- [Date25 Technical Program Topic Chairs](#)
- [Date25 Technical Program Committee](#)
- [Date25 Best Papers Awards](#)
- [Date25 Special Day on New Trends in AI/ML](#)
- [Date25 Special Day on Emerging Computing Paradigms](#)
- [Date25 Initiative on Autonomous Systems Design \(ASD\)](#)
- [Date25 Focus Sessions](#)

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

- [Date25 Phd Forum](#)
- [Date25 Media Partners](#)
- [Date25 Keynotes](#)
- [Date25 About DATE](#)
- [Date25 Call for Papers](#)



DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# PROCEEDINGS

WWW.DATE-CONFERENCE.COM



© UMR NRNS MAP ENSAL/ONLyon



DESIGN, AUTOMATION  
AND TEST IN EUROPE

THE EUROPEAN EVENT FOR  
ELECTRONIC SYSTEM DESIGN & TEST

31 MARCH – 2 APRIL 2025  
LYON, FRANCE

CENTRE DE CONGRÈS DE LYON

FOLLOW US ON



# Conference Information

## 2025 Design, Automation & Test in Europe Conference (DATE)

Proceedings


Lyon, France

31 March - 2 April 2025



IEEE Catalog Number:  
ISBN:  
Online ISSN:

CFP25162-ART  
978-3-9826741-0-0  
1558-1101



DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

# Conference Information

DATE  
2025

2025 Design, Automation & Test in Europe Conference (DATE)

Copyright © 2025 by the Institute of Electrical and Electronics Engineers, Inc.

All rights reserved.

## *Copyright and Reprint Permissions*

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

ISBN: 978-3-9826741-0-0 (Xplore)

Catalog Number: CFP25162-ART (Xplore)

Online ISSN: 1558-1101

## **Printed copies of this publication are available from:**

Curran Associates, Inc  
57 Morehouse Lane  
Red Hook, NY 12571 USA

Phone: (845) 758-0400  
Fax: (845) 758-2633  
E-mail: [curran@proceedings.com](mailto:curran@proceedings.com)

IEEE eXpress  
**Conference  
Publishing**

Produced by IEEE eXpress Conference Publishing  
For information on producing a conference proceeding and receiving an estimate, contact  
[conferencepublishing@ieee.org](mailto:conferencepublishing@ieee.org)  
<http://www.ieee.org/conferencepublishing>

Main Menu

Conference

Sessions

Authors



# Conference Information

## DATE 2025 SPONSORS

Status: 19 March 2025

### SPONSOR SOCIETIES



European Design and Automation Association



Electronic System Design (ESD) Alliance



IEEE Council on Electronic Design Automation



ACM Special Interest Group on Design Automation

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

#### ■ Technical Co-Sponsors:

- IEEE Computer Society Test Technology Technical Community (TTTC)
- IEEE Solid-State Circuits Society (SSCS)
- IEEE Computer Society (IEEE CS)



# Conference Information

DATE  
2025

## PLATINUM SPONSORS



Cadence Design Systems



IEEE Council on Electronic Design Automation  
(IEEE CEDA)



Synopsys

## GOLD SPONSOR



CHIP  
DESIGN  
GERMANY

Project Chipdesign Germany (CDG)


## SPONSORS



Arm technology



Main Menu  
Conference  
Sessions  
Authors



# Conference Information

DATE  
2025



**INSIDE**  
Industry Association

INSIDE Industry Association



PEPR Électronique



IROC Technologies



Racyics GmbH

## LOCAL SUPPORT



**CENTRALE**  
LYON


Ecole Centrale Lyon

Main Menu

Conference

Sessions

Authors



# Conference Information

## DATE 2025 Foreword

Dear Colleague,

We proudly present the Advance Programme of the Design, Automation, and Test in Europe conference, DATE 2025. From the 31<sup>st</sup> of March to 2<sup>nd</sup> of April 2025, the community meets at the Centre de Congres de Lyon, France for Europe's largest design automation conference to discuss innovative ideas in all aspects of electronic design, automation and test – from system-level hardware and software implementation, right down to integrated circuit design and new electronics devices. We warmly welcome you to this event!

DATE 2025 offers an intensive three-day format, focussing on interaction and further strengthening of our already tight-knit community. The vast majority of regular papers will be presented in technical sessions using short flash-presentations, where the emphasis is on embedded poster-supported live interactions (in addition to common full-length presentation videos available before, during and after the conference). By using this format, we make sure that the attendees can actually spend their time doing what conferences are truly about: meeting, discussing and exchanging ideas.

### Main Technical Programme

The main conference programme over the three days of the conference includes **31 Interactive Technical Sessions and 4 Sessions dedicated to the presentation of Best Paper Award candidates**. All sessions are organized in parallel tracks aligned with the four areas of DATE, i.e.,

**D** – Design Methods & Tools,

**A** – Application Design,

**T** – Test and Dependability, and

**E** – Embedded Systems Design.

This year, we observed an unprecedented increase in paper submissions, with 22% more submissions than DATE 2024. Out of a total of 1551 abstract submissions, 1213 full research papers eventually went into review. As always, all these full papers have undergone a rigorous

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

review procedure with the help of the 591 members (also a new record) of the Technical Programme Committee, who carried out 4647 reviews (mostly four reviews per submission). As the result of this process, 302 papers (24.8%) were finally selected for regular presentation and 56 additional submissions for presentation as extended abstract. We would like to sincerely thank all members of the Technical Programme Committee for their efforts on this demanding task!

Most importantly, our thanks also belong to all authors and presenters who constitute the very foundation of DATE. Authors from the submitted papers span representatives from the three main world regions: ~30% from Europe-Middle East-Africa, ~19% from the Americas, and 51% from Asia and Oceania. Overall, all submissions involved more than 7490 authors from 52 different countries – a distribution that clearly demonstrates DATE's international character, global reach and impact.

## Monday Keynotes

After the Opening Ceremony on Monday, a plenary keynote lecture will be offered by Jean-Rene Lequepeys, CTO of CEA-Leti, FR, on "Towards greener electronics and a 1000X gain in energy efficiency: Co-Optimizing innovative IC architectures, disruptive CMOS technologies and new EDA tools". The presentation will be followed by a second plenary keynote lecture by Prof. Giovanni de Micheli, EPFL, CH on "A vision of systems and technology in a connected Europe". Later on, still on Monday, the IEEE CEDA Lunchtime will a panel commemorating the 20-year celebration of CEDA community. Each keynote talk and panel is also followed by a "Later... with the keynote speakers" session to enable deeper discussion and exchanges between the speakers and the DATE community.

## Focus Sessions

In addition, the program offers a range of Focus Sessions on Hot Topics, including

- Specifications Mining in a World of Generative AI: Extensions, Applications, and Pitfalls
- AI-Driven Design Evolution: Benchmarking and Infrastructure for the Next Era of Semiconductors and Photonics
- Design Automation for Physical Computing Systems
- Designing Secure Space Systems
- 3D Integration, Cryogenic Circuits and Superconducting Logic: Emerging Trends Shaping the Future of High-Performance Computing
- Improving Chip Design Enablement for Universities in Europe
- European Startups on AI: Path to Success

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

- The European Chips Act: Ready to Take-Off
- GenAI-Native EDA: Redefining Verification with Large Language Models

Two **Late Breaking Results** sessions cover novel (orthogonal) research directions and breakthrough results in a variety of DATE subdomains. There will also be three dedicated sessions with presentations covering results and lessons learned from **Multi-Partner projects** addressing the full span of DATE topics. As we did last year, the programme will again feature two consecutive "**Unplugged**" sessions to stimulate brainstorming around the theme of "**Unconventional Computing**": a session format centered on direct exchanges among the participants, to formulate timely challenges as research problems and find inspiration for solution approaches.

## Special Days

Two Special Days embedded in the programme will focus on areas bringing new challenges to the system design community: **Emerging Computing Paradigms** and **AI and ML Trends**. Each of the Special Days will have a full programme of keynotes and technical presentations.

The Special Day on **Emerging Computing Paradigms** will focus on alternative computing paradigms both from architecture design and technology implementation. There will be two sessions organized by Charlotte Frenkel, TU Delft, NL and John Paul Strachan, Forschungszentrum Juelich, DE. The sessions will feature a series of insightful talks from neuromorphic computing, spintronics neural networks, silicon photonics, quantum computing, cellular automata and probabilistic computing.

The Special Day on **AI and ML Trends** focuses on exploring the latest trends and innovations in Artificial Intelligence (AI) and Machine Learning (ML) in the context of DATE. As AI (and mainly generative AI) is booming, especially since the release of chat-GPT, we expect AI/ML will change the way to approach Design, Automation, and Test. In this context, field experts will present their thoughts on the challenges and opportunities of AI/ML and will engage the audience in an open discussion about the trends that the DATE community should pursue.

This Special Day will highlight the following topics:

- Design of hardware architectures and software, including automatic exploration of large

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

- design spaces, assistance of the human designer, resource selection and optimization
- Verification of hardware architectures, with topics such as performance prediction, (formal) design validation, accelerating simulations thanks to AI-Augmented Surrogate Models
- AI-Accelerated Physical Design and Validation of layout and floorplans
- New AI accelerators architectures

## Special Initiative on Autonomous Systems Design

A now traditional Special Initiative on Autonomous Systems Design is held on Monday and Tuesday, consisting of reviewed and invited papers, as well as working sessions on self-governed and self-adaptive systems that are designed to operate in an open and evolving environment, which has not been completely defined at design time. There will be five technical sessions and an embedded workshop. On Tuesday lunchtime there will be a keynote by Yankin Tanurhan, Synopsys, US on **"AI/ML at the forefront of semiconductor evolution: Enhancing design, efficiency and performance"**.

## Young People Programme

The Young People Programme (YPP), an initiative targeting PhD students with the goal of supporting their career development, will take place on Monday, Tuesday and Wednesday. The programme kicks off on Monday morning with the **Panel on Careers Perspectives** and **Career Fair - University** during which participating companies will introduce themselves and explain their business and working environment. In the afternoon, the students will have the opportunity to attend the **University Fair & Student Teams Fair** to introduce themselves. Next will take place the **Career Fair – Industry** with company presentations. Hereafter, the students can exchange with potential employers from the EDA and microelectronics industries and arrange interviews during the **Speed Dating** session. The **PhD Forum** will close the first day of the conference, and will include 41 selected students who have completed, or are about to complete, their PhD thesis showcasing their work to the academic and industrial community.

On Tuesday, the Young People Programme continues with the **HackTheSilicon DATE** and on Wednesday it will dedicate half day to the **SoC Labs: The academic community for System on Chip development**.

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

DATE  
2025

## Workshops

Over the course of the conference, **seven half-day workshops** cover several pressing topics from areas such as:

- Eco-ES: Eco-design and circular economy of Electronic Systems,
- Workshop on Open-Source Design Automation,
- Heterogeneous Integration: from advanced 3D technology to innovative computing architectures,
- Cross-stack explorations of ferroelectric-based logic and memory solutions for at-scale compute workloads,
- Open source solutions for massively parallel integrated circuits,
- Designing sustainable intelligent systems: Integrating carbon footprint reduction, TinyML and RISC-V
- Workshop on NanoSecurity: From nanoelectronics to secure systems

## Technical Tutorials

The DATE programme will include three embedded tutorials offered by leading experts in their respective fields. The topics span:

- Agile Hardware Specialization: A toolbox for Agile Chip Front-end Design
- Securing the Future: Designing Built-in-Security Enabled Photonic AI Chip
- Lifecycle Management of Emerging Memories: Why and How?

Finally, the technical programme is complemented by the **Welcome Reception** on Monday evening and the traditional **DATE Party** on Tuesday evening. Both events are unique networking opportunities for the community to meet, discuss and exchange.

For further information, please visit: [www.date-conference.com](http://www.date-conference.com)


Overall, this year's programme provides a broad, deep and exciting coverage of all the topics our community stands for. We sincerely thank everyone who participated in its organisation and execution. And, of course, we wish you an exciting and memorable DATE 2025 in Lyon, France!



DATE 2025  
*General Chair*  
**Aida Todri-Sanial**  
Eindhoven University of Technology




DATE 2025  
*Programme Chair*  
**Theo Theocharides**  
University of Cyprus, CY




# Conference Information

## DATE 2025 Executive Committee



**General Chair**  
Aida Todri-Sanial,  
Eindhoven University of  
Technology, NL



**Vice General Chair**  
Valeria Bertacco,  
University of Michigan, US



**Programme Chair**  
Theocharis Theocharides,  
University of Cyprus, CY



**Vice Program Chair and  
A-Track Chair**  
Alberto Bosio,  
University of Lyon, FR



**Past General Chair**  
Andy Pimentel, University of  
Amsterdam, NL



**D-Track Chair**  
Lukas Sekanina, Brno University  
of Technology, CZ



**T-Track Chair**  
Matteo Sonza Reorda,  
Politecnico di Torino, IT



**E-Track Chair**  
Nele Mentens,  
KU Leuven, BE



**Review and Programme  
Operations Co-Chair**  
Marcello Traiola, IRISA, FR



**Review and Programme  
Operations Co-Chair**  
Matthias Jung,  
University of Würzburg, DE




**Proceedings Chair**  
Marina Zapater,  
University of Applied Sciences  
Western Switzerland (HES-SO),  
CH



**Proceedings Co-Chair**  
Riccardo Cantoro,  
Politecnico di Torino, IT

DATE  
2025



# Conference Information

**Finance Chair**

Wolfgang Müller,  
University of Paderborn, DE

**Special Day "Emerging Computing Paradigms" Co-Chair**

Charlotte Frenkel,  
TU Delft, NL

**Special Day "Emerging Computing Paradigms" Co-Chair**

John Paul Strachan  
FZ Juelich, DE

**Special Day "New Trends in AI/ML" Co-Chair**

Marc Duranton,  
CEA, FR

**Special Day "New Trends in AI/ML" Co-Chair**

Ana-Lucia Varbanescu,  
University of Twente, NL

**Special Initiative "Autonomous Systems Design" Co-Chair**

Selma Saidi,  
Technische Universität  
Dortmund, DE

**Special Initiative "Autonomous Systems Design" Co-Chair**

Rolf Ernst,  
Technische Universität  
Braunschweig, DE

**Focus Sessions Co-Chair**

Catherine Le Lan,  
Synopsys, Inc., FR

**Focus Sessions Co-Chair**

Olivier Sentieys,  
IRISA/Inria, FR

**Embedded Tutorials Co-Chair**

Elena Ioana Vatajelu,  
TIMA/CNRS/Université de  
Grenoble-Alpes, FR


**Embedded Tutorials Co-Chair**

Francisco Cazorla, Barcelona  
Supercomputing Center, ES

**Workshops Co-Chair**

Maria Michael,  
University of Cyprus, CY

DATE  
2025



Main Menu

Conference

Sessions

Authors

# Conference Information



**Workshops Co-Chair**  
Jose Fllich,  
Universitat Politècnica de  
València, ES



**Unplugged Sessions Co-Chair**  
Pieter Mosterman,  
Raven Industries, US



**Unplugged Sessions Co-Chair**  
Hans Vanherluwe,  
University of Antwerp, BE



**Awards Chair**  
Jürgen Teich,  
Friedrich-Alexander-Universität  
Erlangen-Nürnberg, DE



**Young People Program:  
Industry Careers Co-Chair**  
Sara Vinco,  
Politecnico di Torino, IT



**Young People Program:  
Industry Careers Co-Chair**  
Florian Bilstein,  
Racyics, DE



**Young People Programme:  
Industry Careers Co-Chair**  
Laura Rocha,  
Synopsis, PT



**Young People Programme:  
Academic Careers Co-Chair**  
Angeliki Kritikakou,  
IRISA, FR



**Young People Programme:  
Academic Careers Co-Chair**  
Nima TaheriNejad, Heidelberg  
University, DE



**Young People Programme: PhD  
Forum Chair**  
Christian Pilato,  
Politecnico di Milano, IT



**Young People Programme:  
PhD Forum Co-Chair**  
Dirk Stroobandt,  
Ghent University, BE



**Multi-Partner Projects Chair**  
Maksim Jenihhin,  
Tallinn University of Technology,  
EE


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

**Multi-Partner Projects Co-Chair**

Franco Fummi,  
Università di Verona, IT

**Local Arrangements Co-Chair**

Ian O'Connor,  
École Centrale de Lyon, FR

**Local Arrangements Co-Chair**

Giorgio di Natale,  
CNRS/TIMA, FR

**SEMI/ESD Alliance Liaison**

Bob Smith,  
Electronic System Design (ESD)  
Alliance, US

**SEMI/ESD Alliance Liaison**


Laith Altimime,  
SEMI, DE

**Industrial Liason Co-Chair**

Anton Klotz,  
Fraunhofer EMFT, DE

**Industrial Liason Co-Chair**

Marco Inglardi,  
Synopsis, IT

**Press and Publicity Co-Chair**

Liliana Cucu,  
INRIA, FR

**Late Breaking Results Co-Chair**

Annachiara Ruospo,  
Politecnico di Torino, IT

**Late Breaking Results Co-Chair  
and  
Local Arrangements Co-Chair**

Pascal Vivet,  
CEA, FR

**SSCS Liaison**

Georges Gielen,  
KU Leuven, BE

**ESWEEK Representative at DATE**

Soonhoi Ha,  
Seoul National University, KR

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

**ASP-DAC Representative at DATE**

Hiroyuki Tomiyama,  
Ritsumeikan University, JP

**EDAA General Chair – DSC Chair**

Robert Wille,  
Technical University of Munich,  
DE

**Audit Chair - EDAA Finance Chair**

Herman Beke,  
Luceda Photonics, BE

**Media/Tools/Website Chair**

Andreas Vörg,  
edacentrum GmbH, DE

**Conference Organisation | Conference Manager**

Anja Zeun,  
K.I.T. Group GmbH Dresden, DE

**Conference Organisation | Registration**

Anja Schröter,  
K.I.T. Group GmbH Dresden, DE


**Conference Organisation | Sponsorship**

Kathleen Schäfer,  
K.I.T. Group GmbH Dresden, DE

**Conference Organisation | Accounting**

Jörg Herrmann,  
K.I.T. Group GmbH Dresden, DE

DATE  
2025



# Conference Information

## DATE 2025 Sponsors Committee

**EDAA Chair and Chair of the DSC**

Robert Wille,  
Johannes Kepler University Linz, AT

**EDAA Vice Chair**

Ian O'Connor,  
École Centrale de Lyon, FR

**EDAA Finance Chair**

Herman Beke,  
Luceda Photonics, BE

**EDAA Representative and  
DATE Audit Chair**

Norbert Wehn,  
University of Kaiserslautern, DE

**IEEE Council on EDA (CEDA)  
Liaison and EDAA Past Chair**

David Atienza, EPFL, CH

**IEEE Representative**

L. Miguel Silveira,  
University of Lisbon, PT

**ACM/SIGDA Liaison**

Christian Pilato,  
Politecnico di Milano, IT

**SEMI/ESD Alliance Liaison**

Laith Altimime, SEMI, DE

**SEMI/ESD Alliance Liaison**

Bob Smith,  
Electronic System Design (ESD)  
Alliance, US

**SSCS Liaison**

Georges Gielen,  
KU Leuven, BE

**DATE General Chair**

Aida Todri-Sanial,  
Eindhoven University of Technology,  
NL

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information



**DATE Programme Chair**  
Theocharis Theοcharides,  
University of Cyprus, CY



**DATE Past General Chair**  
Andy Pimentel,  
University of Amsterdam, NL



**DATE Finance Chair**  
Wolfgang Müller,  
University of Paderborn, DE




**DATE Vice General Chair**  
Valeria Bertacco,  
University of Michigan, US



**DATE Vice Programme Chair**  
Alberto Bosio,  
University of Lyon, FR

DATE  
2025



Main Menu

Conference

Sessions

Authors



# Conference Information

## DATE 2025 Technical Programme Topic Chairs

### D1 System-Level Design

#### Methodologies and High-Level Synthesis

**Chair:** Benjamin Carrion Schaefer, The University of Texas at Dallas, US  
**Co-Chair:** John Wickerson, Imperial College London, GB

### D2 System Simulation and Validation

**Chair:** Georg Weissenbacher, TU Wien, AT  
**Co-Chair:** Tara Ghasempour, Department of Computer System, Tallinn University of Technology, Estonia, EE

### D3 Formal methods and Verification

**Chair:** Stefano Quer, Politecnico di Torino, IT  
**Co-Chair:** Rolf Drechsler, University of Bremen/DFKI, DE

### DT4 Design and Test for Analog and Mixed-Signal Circuits and Systems, and MEMS

**Chair:** Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR  
**Co-Chair:** Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT

### DT5 Design and Test of Hardware Security Primitives

**Chair:** Mike Hutter, PQShield, AT  
**Co-Chair:** Fatemeh Ganji, Worcester Polytechnic Institute, US

### DT6 Design and Test of Secure Systems

**Chair:** Tobias Schneider, NXP Semiconductors, AT  
**Co-Chair:** Elif Bilge Kavun, University of Passau, DE

### D7 Network-on-Chip and On-Chip Communication

**Chair:** Davide Zoni, Politecnico di Milano, IT  
**Co-Chair:** Amlan Ganguly, Rochester Institute of Technology, US

### D8 Architectural and Microarchitectural Design

**Chair:** Leonidas Kosmidis, Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya (UPC), ES  
**Co-Chair:** Diana Goehringer, TU Dresden, DE

### D9 Low-power, Energy-efficient and Thermal-aware Design

**Chair:** William Fornaciari, Politecnico di Milano - DEIB, IT  
**Co-Chair:** Grace Li Zhang, TU Darmstadt, DE

### D10 Approximate Computing

**Chair:** Daniel Menard, INSA Rennes, FR  
**Co-Chair:** Anca Molnos, CEA-LIST, FR

### D11 Reconfigurable Systems

**Chair:** Christos Bouganis, Imperial College London, GB  
**Co-Chair:** Dionisis Pnevmatikatos, National Technical University of Athens & ICCS, GR

### D12 Logical Analysis and Design

**Chair:** Tiziano Villa, Dipartimento d'Informatica, Università di Verona, IT  
**Co-Chair:** Elena Dubrova, Royal Institute of Technology - KTH, SE

### D13 Physical Analysis and Design

**Chair:** Matthias Fuegger, CNRS & LMF, ENS Paris-Saclay, FR  
**Co-Chair:** Shao-Yun Fang, National Taiwan University of Science and Technology, TW

### D14 Emerging Design Technologies for Future Computing

**Chair:** Michael Niemier, University of Notre Dame, US  
**Co-Chair:** Ari Alastalo, VTT, FI

### D15 Emerging Design Technologies for Future Memories

**Chair:** Rajendra Bishnoi, Delft University of Technology, NL  
**Co-Chair:** Sonal Shreya, Aarhus University, DK

### D16 Design Automation for Quantum Computing

**Chair:** Ilia Polian, University of Stuttgart, DE  
**Co-Chair:** Carmen G. Almudever, Technical University of Valencia, ES

### A1 Power-efficient and Smart Energy Systems for Sustainable Computing

**Chair:** Semeen Rehman, TU Wien, AT

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

**Co-Chair:** David Novo, CNRS, LIRMM, University of Montpellier, FR

## A2 Smart Society and Digital Wellness

**Chair:** Graziano Pravadelli, University of Verona, IT

**Co-Chair:** Tiziana Margaria, University of Limerick and Lero, IE

## A3 Secure Systems, Circuits, and Architectures

**Chair:** Cedric Marchand, Ecole centrale Lyon, FR

**Co-Chair:** Mirjana Stojilovic, EPFL, CH

## A4 Autonomous Systems and Smart Industry

**Chair:** Antonio Carlos Schneider Beck, Universidade Federal do Rio Grande do Sul, BR

**Co-Chair:** Lulu Chan, NXP Semiconductors, NL

## A5 Applications of Emerging Technologies

**Chair:** Mariagrazia Graziano, Politecnico di Torino, IT

**Co-Chair:** Sébastien Le Beux, Concordia University, CA

## A6 Applications of Artificial Intelligence

**Chair:** Christos Kyrkou, KIOS CoE, University of Cyprus, CY

**Co-Chair:** Stylianos Venieris, Samsung AI, GB

## T1 Modeling and Mitigation of Defects, Faults, Variability, and Reliability

**Chair:** Letícia Maria Bolzani Poehls, IHP, DE

**Co-Chair:** Mottaqiallah Taouil, Delft University of Technology, NL

## T2 Test Generation, Test Architectures, Design for Test, and Diagnosis

**Chair:** Sybille Hellebrand, Paderborn University, DE

**Co-Chair:** Jerzy Tyszer, Poznan University of Technology, PL

## T3 Dependability and System-Level Test

**Chair:** Dimitris Gizopoulos, University of Athens, GR

**Co-Chair:** Osman Unsal, Barcelona supercomputing center, ES

## DT4 Design and Test for Analog and Mixed-Signal Circuits and Systems, and MEMS

**Chair:** Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR

**Co-Chair:** Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT

## DT5 Design and Test of Hardware Security Primitives

**Chair:** Mike Hutter, PQShield, AT

**Co-Chair:** Fatemeh Ganji, Worcester Polytechnic Institute, US

## DT6 Design and Test of Secure Systems

**Chair:** Tobias Schneider, NXP Semiconductors, AT

**Co-Chair:** Elif Bilge Kavun, University of Passau, DE

## E1 Embedded Software Architecture, Compilers and Tool Chains

**Chair:** Ahmed Rezine, Linköping University, SE

**Co-Chair:** Linh Thi Xuan Phan, University of Pennsylvania, US

## E2 Real-time, dependable and privacy-enhanced systems

**Chair:** Jing Li, New Jersey Institute of Technology, US

**Co-Chair:** Matthias Becker, KTH Royal Institute of Technology, SE

## E3 Machine Learning Solutions for Embedded and Cyber-Physical Systems

**Chair:** Francesco Conti, University of Bologna, IT

**Co-Chair:** Irem Boybat, IBM Research Europe - Zurich, CH

## E4 Design Methodologies for Machine Learning Architectures

**Chair:** Smail Niar, INSA Hauts-de-France and CNRS, FR

**Co-Chair:** Priyadarshini Panda, Yale University, US

## E5 Design, Specification, Modeling and Verification for Embedded and Cyber-Physical Systems

**Chair:** Patricia Derler, PARC, US


**Co-chair:** Julio Medina, University of Cantabria, ES

## Late Breaking Results (LBR)

**Co-chair:** Annachiara Ruospo, Politecnico di Torino, IT

**Co-chair:** Pascal Vivet, CEA, France

DATE  
2025



Main Menu

Conference

Sessions

Authors



# Conference Information

## DATE 2025 Technical Programme Committee

DATE  
2025

### D1 System-Level Design Methodologies and High-Level Synthesis

Chair: Benjamin Carrion Schaefer, The University of Texas at Dallas, US  
Co-Chair: John Wickerson, Imperial College London, GB

Yao Chen, National University of Singapore, SG  
Steve Dai, NVIDIA, US  
Steven Derrien, Université de Bretagne Occidentale/Lab-STICC, FR  
Zhenman Fang, Simon Fraser University, CA  
Lorenzo Ferretti, Micron Technology, US  
Shane Fleming, AMD, GB  
Cong "Callie" Hao, Georgia Institute of Technology, US  
Yuko Hara, Institute of Science Tokyo, JP  
Chandan Karfa, Indian Institute of Technology Guwahati, IN  
Luciano Lavagno, Politecnico di Torino, IT  
He Li, Southeast University, CN  
Zhe Lin, Sun Yat-sen University, CN  
Souradip Sarkar, Synopsys, DE  
Linghao Song, Yale University, US  
Zi Wang, The University of Texas at Dallas, US  
Nan Wu, George Washington University, US  
Wei Zhang, Hong Kong University of Science and Technology, HK

### D2 System Simulation and Validation

Chair: Georg Weissenbacher, TU Wien, AT  
Co-Chair: Tara Ghasempouri, Department of Computer System, Tallinn University of Technology, Estonia, EE

Antonio Arnone, Cadence, IE  
Ezio Bartocci, TU Wien, AT  
Kanad Basu, University of Texas at Dallas, US  
Michele Chiari, TU Wien, AT  
Thao Dang, CNRS/VERIMAG, FR  
Mohammed R. Fadiheh, Stanford University, US  
Masahiro Fujita, University of Tokyo, JP  
Abdoulaye Gamatte, CNRS LIRMM / University of Montpellier, FR  
Christoph Grimm, TU Kaiserslautern, DE  
Aritra Hazra, Dept of CSE, IIT Kharagpur, IN  
Roope Kaivola, Intel Corporation, US  
Ramesh Karri, NYU, US  
Yangdi Lyu, Hong Kong University of Science and Technology (Guangzhou), CN  
Gianluca Martino, TUHH, DE  
Prabhat Mishra, University of Florida, US  
Dejan Nickovic, AIT Austrian Institute of Technology, AT  
Sander Stuijk, Eindhoven University of Technology, NL  
Sara Vinco, Politecnico di Torino, IT  
Hasini Witharana, University of Florida, US

### D3 Formal Methods and Verification

Chair: Stefano Quer, Politecnico di Torino, IT  
Co-Chair: Rolf Drechsler, University of Bremen/DFKI, DE

Jade Alglave, Arm and University College London, GB  
Ivana Černá, Masaryk University, CZ  
Maciej Ciesielski, University of Massachusetts Amherst, US

### DT4 Design and Test for Analog and Mixed-Signal Circuits and Systems, and MEMS

Chair: Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR  
Co-Chair: Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT


Engin Afacan, Gebze Technical University, TR  
Florence AZAIS, Univ. Montpellier, CNRS, LIRMM, FR  
Tiago Balen, UFRGS, BR

Main Menu

Conference

Sessions

Authors



# Conference Information

Alessandro Cimatti, Fondazione Bruno Kessler, IT  
Farimah Farahmandi, University of Florida, US  
Luca Geretti, University of Verona, IT  
Shilpi Goel, Amazon, US  
Susanne Graf, University Grenoble Alpes, CNRS, FR  
Daniel Grosse, Johannes Kepler University Linz, AT  
Paula Herber, University of Münster, DE  
Alan Hu, University of British Columbia, CA  
Laurence Pierre, Univ. Grenoble Alpes, TIMA Lab., FR  
Anna Slobodova, Intel, US

Manuel Barragan, TIMA Laboratory, FR  
Hung-Ming Chen, Institute of Electronics, National Yang Ming Chiao Tung University, TW  
William Eisenstadt, University of Florida, US  
Maria Helena Fino, Nova University of Lisbon, PT  
Estelle Lauga-Larroze, Univ Grenoble Alpes, FR  
Raghu Maddali, Senior Director of Test, NXP  
Semiconductors, US  
Piero Malcovati, University of Pavia, IT  
Sule Ozev, ASU, US  
Fabio Passos, University of Lisbon and INESC-ID, PT  
Elisenda Roca, Instituto de Microelectronica de Sevilla, ES  
Rosa Rodríguez-Montañés, UPC, ES  
Renato Silveira Feitoza, PROPHESEE, FR  
Armin Tajalli, University of Utah, US  
Dani Tannir, Lebanese American University, LB  
Jose Tejada, Analog Devices Inc, ES  
Ender Yilmaz, Rambus, US

## DT5 Design and Test of Hardware Security Primitives

Chair: Mike Hutter, PQShield, AT  
Co-Chair: Fatemeh Ganji, Worcester Polytechnic Institute, US

Aydin Aysu, North Carolina State University, US  
Samuel Chef, Nanyang Technological University, SG  
Lukasz Chmielewski, Masaryk University (Brno, Czechia), CZ  
Milos Drutarovsky, Technical University of Kosice, SK  
Wieland Fischer, Infineon Technologies, DE  
Sylvain Guillet, Secure-IC, FR  
Houman Homayoun, University of California Davis, US  
Khaza Anuarul Hoque, University of Missouri, US  
Xiaolu Hou, Nanyang Technological University, SG  
Tuba Kiyan, Technische Universität Berlin, DE  
Sandhya Koteshwara, IBM Research, US  
Paolo Maistri, TIMA Laboratory, FR  
Svetla Petkova-Nikova, KU Leuven, BE  
Pascal Sasdrich, Ruhr-Universität Bochum, DE  
Sujoy Sinha Roy, TU Graz, AT  
Marc Stöttinger, Hochschule RheinMain, DE  
Rei Ueno, Kyoto University, JP

## DT6 Design and Test of Secure Systems

Chair: Tobias Schneider, NXP Semiconductors, AT  
Co-Chair: Elif Bilge Kavun, University of Passau, DE

Anita Aghaie, Siemens AG, DE  
Victor Arribas, Rambus Inc., NL  
Josep Balasch, KU Leuven, BE  
Davide Bellizia, Telsy, IT  
Shivam Bhasin, Temasek Laboratories, Nanyang Technological University, SG  
Ileana Buhan, Radboud University, NL  
Elke De Mulder, Google, US  
Giorgio Di Natale, TIMA - CNRS, FR  
Berndt Gammel, Infineon Technologies, DE  
Nisha Jacob Kabakci, Fraunhofer AISEC, DE  
Osnat Keren, Bar-Ilan University, IL  
Johann Knechtel, New York University Abu Dhabi, AE  
Yang Li, University of Electro-Communications, JP  
Jingqiang Lin, University of Science and Technology of China, CN  
Hadi Mardani Kamali, University of Central Florida, US  
Soundes Marzougui, STMicroelectronics, BE  
Ahmet Can Mert, i2ware Technology, AT

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

## D7 Network-on-Chip and On-Chip Communication

Chair: Davide Zoni, Politecnico di Milano, IT  
Co-Chair: Amlan Ganguly, Rochester Institute of Technology, US

Cristinel Ababei, Marquette University, US  
Marco Balboni, SiFive, IT  
Davide Bertozi, University of Manchester, GB  
Sujay Deb, IIIT Delhi, IN  
Cedric Killian, Universite Jean Monnet, FR  
Romain Lemaire, CEA-List, FR  
Maurizio Palesi, University of Catania, IT  
Ishan Thakkar, University of Kentucky, US  
Alejandro Valero, Universidad de Zaragoza, ES  
Qiaoyan Yu, University of New Hampshire, US

## D8 Architectural and Microarchitectural Design

Chair: Leonidas Kosmidis, Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya (UPC), ES  
Co-Chair: Diana Goehringer, TU Dresden, DE

Jose L. Abellan, University of Murcia, ES  
Chloï Alverti, UIUC, US  
Fitsum Assamnew Andargie, Addis Ababa University, ET  
Pedro Benedicte, Barcelona Supercomputing Center, ES  
Eli Bozorgzadeh, Univ. of California, Irvine, US  
Trevor E. Carlson, National University of Singapore, SG  
Francisco J Cazorla, Barcelona Supercomputing Center, ES  
Izzat El Hajj, American University of Beirut, LB  
Théa-Martine Gauthier, Jet Propulsion Laboratory, US  
Ilias Giechaskiel, Independent Researcher, GB  
Juan Gomez Luna, ETHz, CH  
Andrea Guerrieri, EPFL and HES-SO, CH  
Christoforos Kachris, University of West Attica, GR  
Kleovoulos Kalaitzidis, Huawei, CH  
Vasileios Karakostas, University of Athens, GR  
Fernanda Kastensmidt, UFRGS, BR

Thorben Moos, UCLouvain, BE

Debdeep Mukhopadhyay, Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, IN

Martin Novotny, Czech Technical University in Prague, CZ

David Oswald, University of Birmingham, GB

Erdinc Ozturk, Intel, GB

Hammond Pearce, University of New South Wales, AU

Christian Pilato, Politecnico di Milano, IT

Francesco Regazzoni, University of Amsterdam and Università della Svizzera italiana, CH

Aein Rezaei Shahmirzadi, PQShield, DE

Samah Saeed, City College of New York, US

Erkay Savas, Sabanci University, TR

Nicolas Sklavos, Computer Engineering and Informatics Department, University of Patras, GR

Junko Takahashi, NTT Social Informatics Laboratories, JP

Tolga Yalcin, Qualcomm, US

## D9 Low-power, Energy-efficient and Thermal-aware Design

Chair: William Fornaciari, Politecnico di Milano - DEIB, IT  
Co-Chair: Grace Li Zhang, TU Darmstadt, DE

Carlos Alvarez, UPC, ES

Yu-Guang Chen, National Central University, TW

Yukai Chen, IMEC, BE

Stefano Cherubin, NTNU, NO

Vidya A. Chhabria, Arizona State University, US

Jungwook Choi, Hanyang University, KR

Catalin Bogdan Ciobanu, Transilvania University of Brasov, RO

Tsung-Wei Huang, University of Wisconsin at Madison, US

Tohru Ishihara, Nagoya University, JP

Iris Hui-Ru Jiang, National Taiwan University, TW

Rouwaida Kanj, Synopsys/American University of Beirut(adjunct), LB

Woojoo Lee, Chung-Ang University, KR

Vojtech Mrazek, Brno University of Technology, CZ

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

Georgios Keramidas, Aristotle University of Thessaloniki/Think Silicon S.A., GR, GR  
Spyridoula Koumousi, Axelera AI, CH  
Sohan Lal, Technical University of Hamburg, DE  
Patricia Lopez Cueva, Thales Alenia Space, FR

Madhavan Manivannan, Chalmers University, SE  
Katell Morin-Allory, TIMA Laboratory, FR  
Panagiota Nikolaou, University of Central Lancashire, CY  
Katzalin Olcoz, Universidad Complutense de Madrid, ES  
Guillermo Payá Vayá, Technische Universität Braunschweig, DE  
Tanguy Risset, Univ Lyon, INSA Lyon, Inria, CITI, FR  
Simon Rokicki, Irisa, FR  
Tajana Rosing, UCSD, US  
Lucana Santos, European Space Agency, NL  
Karthikeyan Saravanan, Samsung Research UK, GB  
Jan Schmidt, Czech Technical University in Prague, CZ  
Cristina Silvano, Politecnico di Milano, IT  
Sharad Sinha, Indian Institute of Technology (IIT) Goa, IN  
Magnus Själander, Norwegian University of Science and Technology, NO  
Mladen Sljepcevic, SiFive, FR  
David Trilla, IBM, ES  
Evangelos Vasilakis, Zeropoint Technologies, SE  
Chundong Wang, ShanghaiTech University, CN  
Peipei Zhou, Brown University, US

## D11 Reconfigurable Systems

Chair: Christos Bouganis, Imperial College London, GB  
Co-Chair: Dionisios Pnevmatikatos, National Technical University of Athens & ICCS, GR

Nikolaos Alachiotis, University of Twente, NL  
Aman Arora, Arizona State University, US  
Vanderlei Bonato, University of Sao Paulo, BR  
Georgi Gaydadjiev, Delft University of Technology / Imperial College, NL  
Jan Korenek, Brno University of Technology, CZ  
Xavier Martorell, Universitat Politècnica de Catalunya, ES  
Athanasios Papadimitriou, Department of Digital Systems, University of the Peloponnese, GR

Donghwa Shin, Department of Intelligent Systems, Soongsil University, KR  
Dimitrios Soudris, National Technical Univ. of Athens, GR  
Cheng Zhuo, Zhejiang University, CN

## D10 Approximate Computing

Chair: Daniel Menard, INSA Rennes, FR  
Co-Chair: Anca Molnos, CEA-LIST, FR

Mario Barbareschi, University of Naples Federico II, IT  
Salvatore Barone, University of Naples Federico II, IT  
Bastien Deveautour, Nantes University - IETR, FR  
Silviu-Ioan Filip, Inria, FR  
Jie Han, University of Alberta, CA  
Honglan Jiang, Shanghai Jiao Tong University, CN  
Georgios Karakontasis, University of Thessaly, GR  
Oliver Keszocze, Technical University of Denmark, DK  
Alexandra Kourfali, EuroHPC Joint Undertaking, LU  
Chang Meng, EPFL, CH  
Alessandro Savino, Politecnico di Torino, IT  
Florian Scheidegger, IBM Research GmbH, CH  
Zdenek Vasicek, Brno University of Technology, CZ  
Lan Wei, University of Waterloo, CA

## D12 Logical Analysis and Design

Chair: Tiziano Villa, Dipartimento d'Informatica, Universita' di Verona, IT  
Co-Chair: Elena Dubrova, Royal Institute of Technology - KTH, SE

Zhufei Chu, Ningbo University, CN  
Valentina Ciriani, Universita' degli Studi di Milano, IT  
Peeter Ellerjee, Tallinn University of Technology, EE  
Jie-Hong Roland Jiang, National Taiwan University, TW  
Timothy Kam, Intel, US  
Natalia Kushik, Télécom SudParis, FR  
Giulia Meuli, Synopsys, IT  
Shin-ichi Minato, Kyoto University, JP

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

Stefania Perri, University of Calabria - DIMEG, IT  
Ioannis Soudris, Chalmers University of Technology, SE  
Dimitris Theodoropoulos, Institute of Communication and Computer Systems, GR  
Pedro Trancoso, Chalmers University of Technology, SE  
Sotirios Xydis, National Technical University of Athens, GR  
Grace Zgheib, Intel Corporation, US

Jose Monteiro, INESC-ID / IST, U Lisboa, PT  
Rajeev Murgai, Synopsys India Pvt. Ltd., IN  
Andre Reis, UFRGS, BR

DATE  
2025

## D13 Physical Analysis and Design

Chair: Matthias Fuegger, CNRS & LMF, ENS Paris-Saclay, FR  
Co-Chair: Shao-Yun Fang, National Taiwan University of Science and Technology, TW

Rassul Bairamkulov, Advanced Micro Devices Inc., US  
Amin Farshidi, Cadence Design Systems, US  
Patrick Groeneveld, DAC, US  
Attila Kinali, CISPA, DE  
Milos Krstic, IHP, DE  
Yibo Lin, Peking University, CN  
Yi-Chen Lu, Nvidia, US  
Rajit Manohar, Yale University, US  
Moti Medina, Bar-Ilan University, IL  
Christoph Mueller, EPFL, CH  
Robert Najvirt, TU Wien, AT  
Renan Netto, Federal University of Santa Catarina, BR  
Thomas Polzer, UAS Technikum Wien, AT  
Marcos Sartori, Newcastle University, GB  
Andreas Steininger, TU Wien, AT  
Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE  
Adam Teman, Bar-Ilan University, IL  
Zhiang Wang, University of California San Diego, US  
Zhiyao Xie, Hong Kong University of Science and Technology, HK  
Wenjian Yu, Tsinghua University, CN

## D14 Emerging Design Technologies for Future Computing

Chair: Michael Niemier, University of Notre Dame, US  
Co-Chair: Ari Alastalo, VTT, FI

Ihsen Alouani, CSIT, Queen's University Belfast, UK, GB  
Salvatore Amoroso, Synopsys Inc, GB  
Giovanni Ansaloni, EPFL, CH  
Olivia Chen, Kyushu University, JP  
Siddharth Joshi, University of Notre Dame, US  
Thomas Kämpfe, Fraunhofer IPMS, DE  
Asif Ali Khan, TU Dresden, DE  
Lauri Koskinen, University of Oulu, FI  
Marko Kosunen, Aalto University, FI  
Can Li, The University of Hong Kong, HK  
Xueqing Li, Tsinghua University, CN  
Yu Li, Harbin Institute of Technology, Shen Zhen, CN  
Vasilis Pavlidis, Aristotle University of Thessaloniki, GR  
Jean-Michel Portal, Aix-Marseille University, FR  
Dayane Reis, University of South Florida, US  
Vishnu Unnikrishnan, Tampere University, FI  
Pascal Vivet, CEA-Leti, FR  
Tony Wu, Meta, US  
Bonan Yan, Peking University, CN  
Zheyu Yan, Zhejiang University, CN

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## D15 Emerging Design Technologies for Future Memories

Chair: Rajendra Bishnoi, Delft University of Technology,, NL  
Co-Chair: Sonal Shreya, Aarhus University, DK

Harshit Agarwal, IIT Jodhpur, IN  
Charles Augustine, NVIDIA, US  
Laura Bégon-Lours, ETH Zürich, CH  
Erika Covi, University of Groningen, NL  
Seema Dhull, Principal Engineer, IN  
Deliang Fan, Arizona State University, US  
Farshad Firouzi, ASU, US  
Andre Guntoro, Bosch, DE  
Piergiulio Mannocci, Politecnico di Milano, IT  
Farhad Merchant, University of Groningen, NL  
Farshad Moradi, Aarhus University, DK  
Jongsun Park, Korea University, KR  
Guillaume Prenat, Spintec, FR  
Fabrizio Riente, Politecnico di Torino, IT  
Joachim Rodrigues, Lund University, SE  
Sushil Sakhare, Veevx Inc, US  
William Simon, IBM Research Europe - Zurich, CH  
Stefan Slesazeck, NaMLab gGmbH, DE  
Swapnil Sourav, Intel, IN  
Kanishkan Vadivel, IMEC Netherlands, NL  
Xueyan Wang, Beihang University, CN  
Tianyao Xiao, Sandia National Laboratories, US  
Amirreza Yousefzadeh, University of Twente, NL

## D16 Design Automation for Quantum Computing

Chair: Ilia Polian, University of Stuttgart, DE  
Co-Chair: Carmen G. Almudever, Technical University of Valencia, ES

Anastasiia Butko, LBNL, US  
Edoardo Charbon, EPFL, CH  
Andrew W Cross, IBM, US  
Sebastian Feld, Delft University of Technology, NL  
Francisco Garcia-Herrero, Universidad Complutense de Madrid, ES  
Swaroop Ghosh, Pennsylvania State University, US  
Edoardo Giusto, University of Naples, Federico II, IT  
Lingling Lao, National University of Defense Techonology, CN  
Sonia Lopez Alarcon, Rochester Institute of Technology, US  
Matthias Möller, Delft University of Technology, NL  
Siyuan Niu, Lawrence Berkeley National Lab, US  
Leon Riesenbos, IonQ, US  
Fabio Sebastiani, Delft University of Technology, NL  
Yunong Shi, AWS Quantum Technologies, US  
Michał Stechy, PsiQuantum, PL  
Robert Wille, Technical University of Munich, DE

## A1 Power-efficient and Smart Energy Systems for Sustainable Computing

Chair: Semeen Rehman, TU Wien, AT  
Co-Chair: David Novo, CNRS, LIRMM, University of Montpellier, FR

David Castells-Rufas, Universitat Autònoma de Barcelona, ES  
Kuan-Hsun Chen, University of Twente, NL  
César Fuguet, CEA List, FR  
Min Li, Huawei Research Europe, BE

## A2 Smart Society and Digital Wellness

Chair: Graziano Pravadelli, University of Verona, IT  
Co-Chair: Tiziana Margaria, University of Limerick and Lero, IE

Daniela De Venuto, Politecnico di Bari, IT  
Florenc Demrozi, Department of Electrical Engineering and Computer Science, University of Stavanger, NO  
UmaMaheswari Devi, IBM Research - India, IN  
Srinivas Katkoori, University of South Florida, US

Main Menu

Conference

Sessions

Authors



# Conference Information

Yehan Ma, Shanghai Jiao Tong University, CN  
Orlando Moreira, GrAI Matter Labs, NL  
Jisung Park, POSTECH (Pohang University of Science and Technology), KR  
Anuj Pathania, University of Amsterdam, NL  
Ourania Spantidi, Eastern Michigan University, US  
Arun Subramaniyan, Illumina Inc., US  
Swagath Venkataramani, IBM T. J. Watson Research Center, US  
Bo Wang, SUTD, SG  
Georgios Zervakis, University of Patras, GR

Sefki Kolozali, University of Essex, GB  
Velu Kumaravel, University of Oldenburg, DE  
Bo Wen, IBM Research, US  
Farhana Zulkernine, School of Computing, Queen's University, CA

## A3 Secure Systems, Circuits, and Architectures

Chair: Cedric Marchand, Ecole centrale Lyon, FR  
Co-Chair: Mirjana Stojilovic, EPFL, CH

M. Khurram Bhatti, University of Exeter, GB  
Noemie Boher, Intrinsic-ID, NL  
Luca Cassano, Politecnico di Milano, IT  
Julien Francq, Naval Group, FR  
Kris Gaj, George Mason University, US  
Matthias Hiller, Fraunhofer AISEC, DE  
Wei Hu, Northwestern Polytechnical University, CN  
Naghmeh Karimi, University of Maryland Baltimore County, US  
Cuauhtemoc Mancillas, Cinvestav, MX  
Angelos Marnerides, University of Cyprus, CY  
Maria Mendez Real, Lab-STICC CNRS UMR 6285, FR  
Michael Pehl, Technical University of Munich, DE  
Amin Rezaei, California State University, Long Beach, US  
Dustin Richmond, University of California, Santa Cruz, US  
Ahmad-Reza Sadeghi, Technische Universitaet Darmstadt, DE  
Jo Vliegen, ES&S, imec-COSIC, ESAT, KU Leuven, BE  
QIAN WANG, University of California Merced, US  
Xiaolin Xu, Northeastern University, US

## A4 Autonomous Systems and Smart Industry

Chair: Antonio Carlos Schneider Beck, Universidade Federal do Rio Grande do Sul, BR  
Co-Chair: Lulu Chan, NXP Semiconductors, NL

Donkyu Baek, Chungbuk National University, KR  
Domenico Balsamo, Newcastle University, GB  
Franco Fummi, University of Verona, IT  
Seonyeong Heo, Kyung Hee University, KR  
Heba Khdr, Karlsruhe Institute of Technology (KIT), DE  
Geoff Merrett, University of Southampton, GB  
Antonio Miele, Politecnico di Milano, IT  
Paolo Pazzaglia, Robert Bosch GmbH, DE  
Amit Kumar Singh, University of Essex, GB  
Lucas Wanner, Unicamp, BR  
Stefan Wildermann, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE

## A5 Applications of Emerging Technologies

Chair: Mariagrazia Graziano, Politecnico di Torino, IT  
Co-Chair: Sébastien Le Beux, Concordia University, CA

## A6 Applications of Artificial Intelligence

Chair: Christos Kyrkou, KIOS CoE, University of Cyprus, CY  
Co-Chair: Stylianos Venieris, Samsung AI, GB

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

Guillermo Botella, Complutense University of Madrid, ES  
Kerem Camsari, University of California, Santa Barbara, US  
Anupam Chattopadhyay, Nanyang Technological University, SG  
Yuanqing Cheng, Beihang University, CN  
Luca Gnoli, CNR-ISMN (Institute for the study of nanostructured materials), IT  
Said Hamdioui, Delft University of Technology, NL  
Bing Li, University of Siegen, DE  
Felipe Magalhaes, Ecole Polytechnique de Montreal, CA  
Alberto Marchisio, New York University Abu Dhabi (NYUAD), AE  
M. Hassan Najafi, Case Western Reserve University, US  
Stefania Perri, University of Calabria - DIMEG, IT  
Luca Pezzarossa, Technical University of Denmark, DK  
Azzurra Pulimenò, Camlin Group, IT  
Frank Sill Torres, German Aerospace Center, DE  
Himanshu Thapliyal, University of Tennessee, US  
Elena Ioana Vatajelu, TIMA, FR  
Shigeru Yamashita, Ritsumeikan University, JP  
Xunzhao Yin, Zhejiang University, CN

## T1 Modelling and Mitigation of Defects, Faults, Variability, and Reliability

Chair: Leticia Maria Bolzani Poehls, IHP, DE  
Co-Chair: Mottaqiallah Taouil, Delft University of Technology, NL

Hussam Amrouch, Technical University of Munich (TUM), DE  
Davide Appello, Technoprobe, IT  
Daniel Arumi, UPC, ES  
Sarah Azimi, Politecnico di Torino, IT  
Riccardo Cantoro, Politecnico di Torino, IT  
Victor Champac, INAOE, MX  
Bram Kruseman, NXP Semiconductors, NL  
Huawei Li, Institute of Computing Technology, Chinese Academy of Sciences, CN  
Cristina Meinhardt, UFSC, BR  
Jaan Raik, Tallinn University of Technology, EE

Sercan Aygun, University of Louisiana at Lafayette, US  
Halima Bouzidi, University of California, Irvine, US  
Marco Cristani, University of Verona, IT  
Javier Fernandez-Marques, Flower Labs, GB  
Alexandros Kouris, Samsung AI and Imperial College London, GB  
Aris Lalos, Industrial Systems Institute, ATHENA Research Center, GR  
Lorenzo Lamberti, University of Bologna, IT  
Stefanos Laskaridis, Brave Software, GB  
Rui Li, Samsung AI Center Cambridge, GB  
Kleanthis Malialis, University of Cyprus, CY  
Ioannis Papaefstathiou, Aristotle University of Thessaloniki, GR  
Tommaso Polonelli, ETH Zürich, CH  
Zhiqiang Que, Imperial College London, GB  
Qing Wang, Delft University of Technology, NL  
Lei Xun, University of Southampton, GB  
Shuochao Yao, George Mason University, US

## T2 Test Generation, Test Architectures, Design for Test, and Diagnosis

Chair: Sybille Hellebrand, Paderborn University, DE  
Co-Chair: Jerzy Tyszer, Poznan University of Technology, PL

Paolo Bernardi, Politecnico di Torino, IT  
Jennifer Dworak, Southern Methodist University, US  
Stephan Eggersgluess, Siemens EDA, DE  
Stefan Holst, Kyushu Institute of Technology, JP  
Yu Huang, HiSilicon, US  
Maksim Jenihhin, Tallinn University of Technology, EE  
Chrysovalantis Kavousianos, Department of Computer Science and Engineering, University of Ioannina, GR  
Artur Pogiel, Siemens Digital Industries Software, PL  
Annachiara Ruospo, Politecnico di Torino, IT  
Melanie Schillinsky, NXP Germany GmbH, DE

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

Christian Sauer, Synopsys, DE

Arnaud Virazel, LIRMM, FR

Hank Walker, Texas A&M University, US

DATE  
2025

## T3 Dependability and System-Level Test

Chair: Dimitris Gizopoulos, University of Athens, GR  
Co-Chair: Osman Unsal, Barcelona supercomputing center, ES

Cristiana Bolchini, Politecnico di Milano, IT  
Stefano Di Carlo, Politecnico di Torino, IT  
Harish Dixit, Meta Platforms Inc., US  
Sudhanva Gurumurthi, Advanced Micro Devices, Inc (AMD), US  
Siva Kumar Sastry Hari, NVIDIA, US  
Jiun-Lang Huang, National Taiwan University, TW  
David Kaeli, Northeastern University, US  
Yanjing Li, University of Chicago, US  
Cameron McNairy, Tenstorrent, US

## DT4 Design and test for analog and mixed-signal circuits and systems, and MEMS

Chair: Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR  
Co-Chair: Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT

Engin Afacan, Gebze Technical University, TR  
Florence AZAIS, Univ. Montpellier, CNRS, LIRMM, FR  
Tiago Balen, UFRGS, BR  
Manuel Barragan, TIMA Laboratory, FR  
Hung-Ming Chen, Institute of Electronics, National Yang Ming Chiao Tung University, TW  
William Eisenstadt, University of Florida, US  
Maria Helena Fino, Nova University of Lisbon, PT  
Estelle Lauga-Larroze, Univ Grenoble Alpes, FR  
Raghu Maddali, Senior Director of Test, NXP Semiconductors, US  
Piero Malcovati, University of Pavia, IT  
Sule Ozev, ASU, US  
Fabio Passos, University of Lisbon and INESC-ID, PT  
Elisenda Roca, Instituto de Microelectronica de Sevilla, ES  
Rosa Rodríguez-Montaños, UPC, ES  
Renato Silveira Feitoza, PROPHESEE, FR  
Armin Tajalli, University of Utah, US  
Dani Tannir, Lebanese American University, LB  
Jose Tejada, Analog Devices Inc, ES  
Ender Yilmaz, Rambus, US

## DT5 Design and Test of Hardware Security Primitives

Chair: Mike Hutter, PQShield, AT  
Co-Chair: Fatemeh Ganji, Worcester Polytechnic Institute, US

Aydin Aysu, North Carolina State University, US  
Samuel Chef, Nanyang Technological University, SG  
Lukasz Chmielewski, Masaryk University (Brno, Czechia), CZ

## DT6 Design and Test of Secure Systems

Chair: Tobias Schneider, NXP Semiconductors, AT  
Co-Chair: Elif Bilge Kavun, University of Passau, DE

Anita Aghaie, Siemens AG, DE  
Victor Arribas, Rambus Inc., NL  
Josep Balasch, KU Leuven, BE  
Davide Bellizia, Telsy, IT

Main Menu

Conference

Sessions

Authors



# Conference Information

Milos Drutarovsky, Technical University of Kosice, SK  
Wieland Fischer, Infineon Technologies, DE  
Sylvain Guilley, Secure-IC, FR  
Houman Homayoun, University of California Davis, US  
Khaza Anuarul Hoque, University of Missouri, US  
Xiaolu Hou, Nanyang Technological University, SG  
Tuba Kiyan, Technische Universität Berlin, DE  
Sandhya Koteshwara, IBM Research, US  
Paolo Maistri, TIMA Laboratory, FR  
Svetla Petkova-Nikova, KU Leuven, BE  
Pascal Sasdrich, Ruhr-Universität Bochum, DE  
Sujoy Sinha Roy, TU Graz, AT  
Marc Stöttinger, Hochschule RheinMain, DE  
Rei Ueno, Kyoto University, JP

Shivam Bhasin, Temasek Laboratories, Nanyang Technological University, SG  
Ileana Buhan, Radboud University, NL  
Elke De Mulder, Google, US  
Giorgio Di Natale, TIMA - CNRS, FR  
Berndt Gammel, Infineon Technologies, DE  
Nisha Jacob Kabakci, Fraunhofer AISEC, DE  
Osnat Keren, Bar-Ilan University, IL  
Johann Knechtel, New York University Abu Dhabi, AE  
Yang Li, University of Electro-Communications, JP  
Jingqiang Lin, University of Science and Technology of China, CN  
Hadi Mardani Kamali, University of Central Florida, US  
Soundes Marzougui, STMicroelectronics, BE  
Ahmet Can Mert, i2ware Technology, AT  
Thorben Moos, UCLouvain, BE  
Debdeep Mukhopadhyay, Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, IN  
Martin Novotny, Czech Technical University in Prague, CZ  
David Oswald, University of Birmingham, GB  
Erdinc Ozturk, Intel, GB  
Hammond Pearce, University of New South Wales, AU  
Christian Pilato, Politecnico di Milano, IT  
Francesco Regazzoni, University of Amsterdam and Università della Svizzera italiana, CH  
Aein Rezaei Shahmirzadi, PQShield, DE  
Samah Saeed, City College of New York, US  
Erkay Savas, Sabanci University, TR  
Nicolas Sklavos, Computer Engineering and Informatics Department, University of Patras, GR  
Junko Takahashi, NTT Social Informatics Laboratories, JP  
Tolga Yalcin, Qualcomm, US

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## E1 Embedded Software Architecture, Compilers and Tool Chains

Chair: Ahmed Rezine, Linköping University, SE  
Co-Chair: Linh Thi Xuan Phan, University of Pennsylvania, US

Nicola Bombieri, University of Verona, IT  
Timothy Bourke, Inria / ENS, FR  
David Broman, KTH Royal Institute of Technology, SE  
Jeronimo Castrillon, TU Dresden, DE  
Hsiang-Yun Cheng, Academia Sinica, TW  
Giorgio Delzanno, University of Genoa, IT  
Joseph Devietti, University of Pennsylvania, US  
Soumyajit Dey, IIT Kharagpur, IN  
August Ernstsson, Linköping University, SE  
Matheus Garbelini, Singapore University of Technology and Design, SG  
Nan Guan, City University of Hong Kong, HK  
Frank Hannig, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE  
Ramkumar Jayaseelan, Meta, US  
Christoph Kessler, Linköping University, SE  
Michele Lora, University of Verona, IT  
Liqiang Lu, Zhejiang University, CN  
Francesca Palumbo, University of Cagliari, IT  
Hiren Patel, University of Waterloo, CA  
Sara Royuela, Barcelona Supercomputing Center, ES  
Konstantinos Sagonas, Uppsala University & Nat. Tech. Univ. of Athens, SE  
Soheil Samii, Linköping University, SE  
Martin Schoeberl, Technical University of Denmark, DK  
Yi Wang, Shenzhen University, CN  
Kasim Sinan Yildirim, University of Trento, IT

## E2 Real-time, Dependable and Privacy-Enhanced Systems

Chair: Jing Li, New Jersey Institute of Technology, US  
Co-Chair: Matthias Becker, KTH Royal Institute of Technology, SE

Yasmina ABDEDDAIM, Univ Gustave Eiffel, CNRS, LIGM, FR  
Federico Aromolo, Scuola Superiore Sant'Anna, IT  
Jatin Arora, VORTEX CoLab and CISTER Research Centre, PT  
Mohammad Ashjaei, Mälardalen University, SE  
Nan Chen, University of York, GB  
Emmanuel Grolleau, LIAS, ISAE-ENSMA, Universite de Poitiers, FR  
Tanja Harbaum, KIT, DE  
Sena Hounsinou, Metro State University, US  
Tingting Hu, University of Luxembourg, LU  
Zhe Jiang, South East University, CN  
Behnaz Ranjbar, Ruhr University Bochum, DE  
Federico Reghennani, Politecnico di Milano, IT  
Yue Tang, Northeastern University, CN  
Corey Tessler, University of Nevada, Las Vegas, US  
Peter Ulbrich, Technische Universität Dortmund, DE  
An Zou, Shanghai Jiao Tong University, CN  
Alexander Zuepke, Technical University of Munich, DE

## E3 Machine Learning Solutions for Embedded and Cyber-Physical Systems

Chair: Francesco Conti, University of Bologna, IT  
Co-Chair: Irem Boybat, IBM Research Europe - Zurich, CH

Elnaz Ansari, Meta, US  
Mladen Berekovic, Universität zu Lübeck, DE

## E4 Design Methodologies for Machine Learning Architectures

Chair: Smail Niar, INSA Hauts-de-France, CNRS, FR  
Co-Chair: Priyadarshini Panda, Yale University, US

Hadjer Benmeziane, IBM Research, CH  
Ganapati Bhat, Washington State University, US

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

Alessio Burrello, Politecnico di Torino and Università di Bologna, IT  
Carmine Cappetta, STMicroelectronics, IT  
Anup Das, Drexel University, US  
Kaoutar El Maghraoui, IBM, US  
Angelo Garofalo, University of Bologna, ETH Zurich, IT  
Maryam Hemmati, University of Auckland, NZ  
Daniele Jahier Pagliari, Politecnico di Torino, IT  
Axel Jantsch, TU Wien, AT  
Eiman Kanjo, Imperial College London, GB  
Minkyu Kim, Qualcomm, US  
Gokul Krishnan, Apple, US  
Hyoukjun Kwon, University of California, Irvine, US  
Charles Mackin, IBM Research, US  
Andres Otero, Universidad Politecnica de Madrid, ES  
Hamza Ouarnoughi, INSA Hauts-de-France, FR  
İşıl Öz, Izmir Institute of Technology, TR  
Daniele Palossi, ETH - Zurich, CH  
Gianna Paulin, Axelera AI, CH  
Fernando Garcia Redondo, imec, GB  
Manuele Rusci, KU Leuven, BE  
Mohammad Sadrosadati, Sharif University of Technology, IR  
Antonis Savva, KIOS Research and Innovation Centre of Excellence, University of Cyprus, CY  
Jiawei Xu, KTH Royal Institute of Technology, SE  
Amirreza Yousefzadeh, University of Twente, NL  
Marina Zapater, University of Applied Sciences Western Switzerland (HES-SO), CH  
Lirong Zheng, Fudan University, CN  
Guanwen Zhong, AMD Research and Advanced Development (RAD), SG

## E5 Design, Specification, Modelling and Verification for Embedded and Cyber-Physical Systems

Chair: Patricia Derler, PARC, US  
Co-Chair: Julio Medina, University of Cantabria, ES

Luis Almeida, University of Porto, PT  
Grzegorz Bazydło, University of Zielona Góra, PL  
Chadlia Jerad, University of Manouba, TN  
Hoikeun Kim, Arizona State University, US

Oliver Bringmann, University of Tübingen / FZI, DE  
Jose Cano, University of Glasgow, GB  
Luca Carloni, Columbia University, US  
Luigi Carro, UFRGS, BR  
Fan Chen, Indiana University Bloomington, US  
Henk Corporaal, TU/e (Eindhoven University of Technology), NL  
Gourav Datta, Case Western Reserve University, US  
Giorgos Dimitrakopoulos, Democritus University of Thrace, GR  
Jana Doppa, Washington State University, US  
Fernando Fernandes dos Santos, INRIA, FR  
Muhammad Abdullah Hanif, New York University Abu Dhabi, AE  
Mohamed Ibrahim, Georgia Institute of Technology, US  
Shubham Jain, IBM Research, US  
Geonhwa Jeong, Meta, US  
Akash Kumar, Ruhr University Bochum, DE  
Souvik Kundu, Intel Labs, US  
Steven Latre, University of Antwerp - IMEC, BE  
Jinho Lee, Seoul National University, KR  
Paolo Meloni, Università degli Studi di Cagliari, IT  
Brett Meyer, McGill University, CA  
Umit Ogras, University of Wisconsin - Madison, US  
Ozcan Ozturk, Sabanci University, TR  
Guilherme Paim, INESC-ID, University of Lisbon, PT  
Maxime Pelcat, IETR-INSA, FR  
Sebastien Pillement, Polytech Nantes - IETR, FR  
Arnab Raha, Intel Corporation, US  
Mazen Saghir, American University of Beirut, LB  
Papaioannou Savvas, University of Cyprus, CY  
Jae-sun Seo, Cornell Tech, US  
Gopalakrishnan Srinivasan, IIT Madras, IN  
Muhammad Shafique, New York University Abu Dhabi (NYUAD), AE  
Marian Verhelst, KU Leuven, BE  
Haoran You, Georgia Institute of Technology, US  
Fan Zhang, Google, US


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

Chung-Wei Lin, National Taiwan University, TW  
Vittoriano Muttillo, University of Teramo, IT  
Gianluca Palermo, Politecnico di Milano, IT  
Georgios L. Stavrinides, KIOS Research and Innovation Center of Excellence, University of Cyprus, CY  
Todor Stefanov, Leiden University, NL

## Late Breaking Results (LBR)

Co-chair: Annachiara Ruospo, Politecnico di Torino, IT  
Co-chair: Pascal Vivet, CEA, France

Leticia Maria Bolzani Poehls, IHP, DE  
Mario R. Casu, Politecnico di Torino, Department of Electronics and Telecommunications, IT  
Valentina Ciriani, Universita' degli Studi di Milano, IT  
William Fornaciari, Politecnico di Milano - DEIB, IT  
Dimitris Gizopoulos, University of Athens, GR  
Mariagrazia Graziano, Politecnico di Torino, IT  
Daniel Grosse, Johannes Kepler University Linz, AT  
Mike Hutter, PQShield, AT  
Jan Moritz Joseph, RWTH Aachen University, DE  
Matthias Jung, Fraunhofer IESE, DE  
Maria K. Michael, Electrical and Computer Engineering & KIOS Center of Excellence, University of Cyprus, CY  
Leonidas Kosmidis, Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya (UPC), ES  
Chung-Wei Lin, National Taiwan University, TW  
Michele Lora, Universita` degli Studi di Verona, IT  
Daniel Menard, INSA Rennes, FR  
Antonio Miele, Politecnico di Milano, IT  
Jean-Philippe Noel, CEA, FR  
Bogdan Pasca, Intel, FR  
Francesco Regazzoni, University of Amsterdam and ALaRI - USI, CH  
Semeen Rehman, TU Wien, AT  
Davide Zoni, Politecnico di Milano, IT

DATE  
2025

Main Menu

Conference

Sessions

Authors




# Conference Information

## DATE 2025 Best Paper Awards

The DATE 2025 best papers are:



DATE  
2025



# Conference Information

DATE  
2025

## Best Paper Award Nominations

### TYRCA: A RISC-V Tightly-coupled accelerator for Code-based Cryptography Alessandra

Dolmeta<sup>1</sup>; Stefano Di Matteo<sup>2,3</sup>; Emanuele Valea<sup>3</sup>; Mikael Carmona<sup>2</sup>;

Antoine Loiseau<sup>2</sup>; Maurizio Martina<sup>1</sup>; Guido Masera<sup>1</sup>

<sup>1</sup>DET - Politecnico di Torino; <sup>2</sup> CEA – Leti; <sup>3</sup>CEA-List

### Timing-Driven Global Placement by Efficient Critical Path Extraction

Yunqi Shi<sup>1</sup>; Siyuan Xu<sup>2</sup>; Shixiong Kai<sup>2</sup>; Xi Lin<sup>1</sup>; Ke Xue<sup>1</sup>; Mingxuan Yuan<sup>2</sup>; Chao Qian<sup>1</sup>

<sup>1</sup>Nanjing University; <sup>2</sup> Huawei Noah's Ark Lab

### Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

Danielle Grey-Stewart; Mariam Elgamal; David Kong; Georgios Kyriazidis;

Jalil I. Morris; Gage Hills

Harvard University

### qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

Junyao Zhang<sup>1</sup>; Guanglei Zhou<sup>1</sup>; Feng Cheng<sup>1</sup>; Jonathan Hao-Cheng Ku<sup>1</sup>; Qi Ding<sup>2</sup>; Jiaqi Gu<sup>3</sup>; Hanrui Wang<sup>4</sup>; Hai (Helen) Li<sup>1</sup>; Yiran Chen<sup>1</sup>

<sup>1</sup>Duke University; <sup>2</sup> Massachusetts Institute of Technology; <sup>3</sup> Arizona State University; <sup>4</sup>UCLA

### RVEBS: Event-Based Sampling on RISC-V

Tiago Rocha; Nuno Neves; Nuno Roma; Pedro Tomás; Leonel Sousa

INESC-ID, Instituto Superior Tecnico, Universidade de Lisboa

### RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices

Andreas Karatzas<sup>1</sup>; Dimitrios Stamoulis<sup>2</sup>; Iraklis Anagnostopoulos<sup>1</sup>

<sup>1</sup>Southern Illinois University Carbondale; <sup>2</sup>University of Texas at Austin

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## A Lightweight CNN for Real-Time Pre-Impact Fall Detection

Cristian Turetta<sup>1</sup>; Muhammed Toqueer Ali<sup>1</sup>; Florenc Demrozi <sup>2</sup>; Graziano Pravadelli<sup>1</sup>

<sup>1</sup>University of Verona; <sup>2</sup>Department of Electrical Engineering and Computer Science, University of Stavanger

## Compute-in-Memory Array Design using Stacked Hybrid IGZO/Si eDRAM cells

Munhyeon Kim<sup>1</sup>; Yulhwa Kim<sup>2</sup>; Jae-Joon Kim<sup>1</sup>

<sup>1</sup>Seoul National University; <sup>2</sup>Sungkyunkwan University

## ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering

Lizi Zhang<sup>1</sup>; Azadeh Davoodi<sup>1</sup>; Rasit Topaloglu<sup>2</sup>

<sup>1</sup>University of Wisconsin Madison; <sup>2</sup>Adeia

## Xray: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects

Melisande Zonta; Nora Hinderling; Shweta Shinde

ETH Zürich

## A Soft Error Tolerant Dual Storage Mode Flip-Flop for eFPGA Configuration

### Hardening in 22nm FinFET Process

Prashanth Mohan<sup>1</sup>; Siddharth Das<sup>1</sup>; Oguz Aatli<sup>1</sup>; Josh Joffrion<sup>2</sup>; Ken Mai<sup>1</sup>

<sup>1</sup>Carnegie Mellon University; <sup>2</sup>Sandia National Laboratories

## Cocktail: Chunk-Adaptive Mixed-Precision Quantization for

### Long-Context LLM Inference

Wei Tao<sup>1</sup>; Bin Zhang<sup>1</sup>; Xiaoyang Qu<sup>2</sup>; Jiguang Wan<sup>1</sup>; Jianzong Wang<sup>2</sup>


<sup>1</sup>Huazhong University of Science and Technology; <sup>2</sup>Ping An Technology (shenzhen)Co., Ltd

Main Menu

Conference

Sessions

Authors



# Conference Information

## DATE 2025 Special Day on New Trends in AI/ML

This Special Day focuses on exploring the latest trends and innovations in Artificial Intelligence (AI) and Machine Learning (ML) in the context of DATE. As AI (and mainly generative AI) is booming, especially since the release of chat-GPT, we expect AI/ML will change the way to approach Design, Automation, and Test. In this context, field experts will present their thoughts on the challenges and opportunities of AI/ML, and will engage the audience in an open discussion about the trends that the DATE community should pursue.

This Special Day will highlight the following topics:

- Design of hardware architectures and software, including automatic exploration of large design spaces, assistance of the human designer, resource selection and optimization
- Verification of hardware architectures, with topics such as performance prediction, (formal) design validation, accelerating simulations thanks to AI-Augmented Surrogate Models
- AI-Accelerated Physical Design and Validation of layout and floorplans
- New AI accelerators architectures

These topics will be addressed by a lineup of six distinguished speakers, experts in their respective fields. The day will conclude with a panel discussion allowing experts and the audience to engage in an informal exchange of ideas and trigger discussions on the future research directions and/or the interaction between the various domains presented during the day.

This special day is the ideal even for AI/ML researchers, data scientists, hardware designers, software developers, sustainability advocates, and anyone interested in the future directions of AI and ML for Design, Automation and Test.

### Tuesday, 1 April 2025

8:30 – 8:45

#### **INTRODUCTION TO THE SPECIAL DAY**

*Ana Lucia Varbanescu, University of Amsterdam, NL*

8:45 – 9:15:

**TBD**

*TBD*

**Summary:** TBD.

9:15 – 9:45

**TBD**

*TBD*

**Summary:** TBD.

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

9:45 – 10:00

**TBD**

*TBD*

**Summary:** TBD.

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

## DATE 2025 Special Day on Emerging Computing Paradigms

Sustaining increasingly challenging compute workloads requires going beyond technology scaling with von Neumann architectures in traditional CMOS. Examples include NP-hard optimisation, massive sensor processing in IoT, as well as deep learning and artificial intelligence where training compute requirements grow by ~750x every two years. Therefore, rethinking computing toward more sustainable and efficient solutions is urgently needed. This can take place by bringing computation closer to its physical substrate, or by seeking new computing paradigms across all layers of the compute stack, thereby spanning architecture, circuit, and device solutions.

The Special Day on Emerging Computing Paradigms covers key emerging topics in the areas of quantum computing, neuromorphic engineering, physics-based computing, probabilistic computing, reversible and adiabatic computing, and cellular automata. Starting with talks by key experts and closing with a panel discussion, this Special Day aims to outline tradeoffs and synergies in the wide landscape of unconventional computing approaches.

**Wednesday, 2 April 2025**

8:30

### OPENING AND INTRODUCTION TO THE SPECIAL DAY

*John Paul Strachan, Forschungszentrum Juelich GmbH, DE*

8:30 – 9:00

### ERROR PROPAGATION THROUGH SPACE, TIME AND THE BRAIN

*Mihai Petrovici, University of Bern, CH*

9:00 – 9:30

### SPINTRONIC NEURAL NETWORKS

*Julie Grollier, CNRS/Thales, FR*

9:30 – 10:00

### SILICON PHOTONICS FOR AI – THE GOOD, THE BAD AND THE UGLY

*Thomas Van Vaerenbergh, Hewlett Packard Labs, BE*

11:00 – 11:30

### HOW TO BUILD QUANTUM COMPUTERS AND HOW TO USE THEM

*Tommaso Calarco, University of Cologne, DE*

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

11:30 – 12:00

## CELLULAR COMPUTING/AUTOMATA

*Sebastian Risi, IT Copenhagen, DK*

12:00 – 12:30

## TOWARDS SCALABLE PROBABILISTIC COMPUTERS FOR BINARY OPTIMIZATION AND BEYOND

*Corentin Delacour, University of California, Santa Barbara, US*

13:15 – 14:00

## SPECIAL DAY EMERGING COMPUTING PARADIGM LUNCHTIME KEYNOTE: “NEUROMORPHIC COMPUTING AT CLOUD LEVEL”

*Christian Mayr, TU Dresden, DE*

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

DATE  
2025

## DATE 2025 Initiative on Autonomous Systems Design (ASD)

Fueled by the progress of artificial intelligence, autonomous systems become more and more integral parts of many Internet-of-Things (IoT) and Cyber-Physical Systems (CPS) applications, such as automated driving, robotics, avionics, industrial automation and smart systems in general. Autonomous systems are self-governed and self-adaptive systems that are designed to operate in an open and evolving environment which is not completely defined at design time. This poses a unique challenge to the design and verification of dependable autonomous systems. Following the successful editions from previous years, DATE is again hosting the Initiative on Autonomous Systems Design. The initiative will include peer-reviewed papers, invited contributions and interactive sessions.

Date: Monday, 31 March 2025

Time: 11:00 - 12:30 CET

### ASD01 Regular Session “Enhancing Dependability and Efficiency in Automotive and Autonomous Systems”

Session chair: Selma Saidi, TU Braunschweig, DE

Session co-chair: Dirk Ziegenbein, Robert Bosch GmbH, DE

This session explores advancements in automotive and autonomous systems, focusing on achieving predictability, reliability, and efficiency. The session begins with a proposal on extending the AUTOSAR Adaptive standard using the System-Level Logical Execution Time (SL-LET) paradigm to ensure determinism, critical for the predictability of modern automotive systems. The second presentation demonstrates noise perturbation attacks on image segmentation, a core perception component of safety-critical autonomous systems, and how they can be predicted and mitigated. Finally, a framework designed to optimize the efficiency of 3D object detection in autonomous vehicles through pattern pruning and quantization is presented, significantly enhancing real-time performance and energy efficiency on resource-limited platforms.

#### ASD01.1 MODELING THE SL-LET PARADIGM IN AUTOSAR ADAPTIVE

Davide Bellassai<sup>1</sup>, Gerlando Sciangula<sup>2</sup>, Claudio Scordino<sup>3</sup>, Daniel Casini<sup>4</sup> and Alessandro Biondi<sup>4</sup>

<sup>1</sup>Evidence S.r.l., Scuola Superiore Sant'Anna, IT; <sup>2</sup>Huawei and Scuola Superiore Sant'Anna, IT; <sup>3</sup>Huawei Inc, IT; <sup>4</sup>Scuola Superiore Sant'Anna, IT

**Abstract:** The AUTOSAR consortium has proposed the AUTOSAR Adaptive standard to tackle the challenges introduced by the design of modern automotive functionality. It consists of a service-oriented architecture (SoA) implemented in C++ and built on top of POSIX operating systems. However, unlike the previous AUTOSAR Classic specifications, this novel standard does not address non-functional requirements, including determinism, which is

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

of key importance to guarantee the system's functional safety. This paper proposes extensions to the AUTOSAR Adaptive standard to achieve determinism by leveraging the System-Level Logical Execution Time (SL-LET) paradigm, which is already used in the context of AUTOSAR Classic but needs to be revisited to be employed in Adaptive. We evaluate the feasibility of the proposed model extension on the AUTOSAR Adaptive Platform Demonstrator (APD), which provides an implementation of AUTOSAR Adaptive specifications using a realistic automotive application.

## ASD01.2 GENERATING AND PREDICTING OUTPUT PERTURBATIONS IN IMAGE SEGMENTERS

Matthew Bozoukov<sup>1</sup>, Nguyen Anh Vu Doan<sup>2</sup> and Bryan Donyanavard<sup>3</sup>

<sup>1</sup>Miramar college, US; <sup>2</sup>Infineon Technologies AG & TU Munich, DE; <sup>3</sup>San Diego State University, US

**Abstract:** Image segmentation applications are a core component of safety-critical autonomous software pipelines. Sensor data input noise can lead to segmentation output corruption that threatens safety in both DNN- and transformer-based segmenters. Previous work has proposed methods for generating malicious noise to cause DNN- and transformer-based object detection and classification output corruption. We perform the same task for image segmentation applications using genetic algorithms for optimization. We then propose a novel method to predict whether an input image will yield a corrupted segmentation output due to noise. We evaluate the optimal noise generation and corruption prediction on state-of-the-art image segmenters YOLOv8 and DETR. We observe that we can (a) cause segmentation output corruption with noise that is undetectable to the human eye and unrelated to the corrupted region of the image; and (b) predict output corruption due to image noise with over 96% accuracy.

## ASD01.3 UPAQ: A FRAMEWORK FOR REAL-TIME AND ENERGY-EFFICIENT 3D OBJECT DETECTION IN AUTONOMOUS VEHICLES

Abhishek Balasubramaniam<sup>1</sup>, Febin Sunny<sup>2</sup> and Sudeep Pasricha<sup>3</sup>

<sup>1</sup>Colorado State University, N/; <sup>2</sup>AMD, N/; <sup>3</sup>Colorado State University, US

**Abstract:** To enhance perception in autonomous vehicles (AVs), recent efforts are concentrating on 3D object detectors, which deliver more comprehensive predictions than traditional 2D object detectors, at the cost of increased memory footprint and computational resource usage. We present a novel framework called UPAQ, which leverages semi-structured pattern pruning and quantization to improve the efficiency of LiDAR point-cloud and camera-based 3D object detectors on resource-constrained embedded AV platforms. Experimental results on the Jetson Orin Nano embedded platform indicate that UPAQ achieves up to 5.62× and 5.13× model compression rates, up to 1.97× and 1.86× boost in inference speed, and up to 2.07× and 1.87× reduction in energy consumption compared to state-of-the-art model compression frameworks, on the Pointpillar and SMOKE models respectively.

**Date:** Monday, 31 March 2025

**Time:** 14:00 - 15:30 CET

**ASD02 Focus session: Cybersecurity Challenges of Autonomous Systems**

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

**Organizer:** Sebastian Steinhorst, TU Munich, DE

With the recent dramatic increase in performance of artificial intelligence and related computing systems, together with advanced sensing, connectivity, and technological platforms, autonomous systems are poised to enter many application domains such as transportation and manufacturing. However, as autonomy increases, the risks of cybersecurity threats are equally rising, requiring the development of sophisticated methods on all layers of autonomous systems architectures. In this session, five experts from different areas of cybersecurity research in industry and academia will present challenges ranging from the physical layer to the system of systems layer of autonomous systems. Using the example of autonomous vehicles to highlight current developments, this session will discuss the efforts necessary to achieve secure and safe autonomous systems. The session will comprise individual 10-minute presentations of the five speakers, followed by a panel discussion that will involve the audience and further deepen the exchange.

## ASD02.1 PHYSICAL LAYER INTEGRITY CHECKS

*Mridula Singh, CISPA Helmholtz Center for Information Security, DE*

## ASD02.2 ETHERNETIFICATION OF CAN

*Alexander Zeh, Infineon Technologies, DE*

## ASD02.3 SELF-SOVEREIGN IDENTITIES FOR SOFTWARE-DEFINED VEHICLES

*Christian Prehofer, fortiss GmbH, DE*

## ASD02.4 CAN WE ACHIEVE ACCEPTABLE SECURITY FOR AUTONOMOUS SYSTEMS?

*Mikael Asplund, Linköping University, SE*

## ASD02.5 MANAGING CYBERSECURITY IN THE AUTONOMOUS VEHICLE MOBILITY-AS-A-SERVICE SYSTEM-OF-SYSTEMS

*Tobias Löhr, P3 automotive GmbH, DE*

## ASD02.6 PANEL DISCUSSION

**Date:** Monday, 31 March 2025

**Time:** 16:30 - 18:00 CET


**ASD03 Focus session: Dynamic, Multi-Agent Sensing-to-Action Loops in Distributed Autonomous Edge Computing Systems: Opportunities and Challenges**

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## Organizers:

Amit Ranjan Trivedi, University of Illinois at Chicago, US  
Saibal Mukhopadhyay, Georgia Tech, US

Autonomous edge computing in robotics, smart cities, and autonomous vehicles depends on seamlessly integrating sensing, processing, and actuation for real-time decision-making in dynamic environments. At its core is the sensing-to-action loop, which continuously aligns sensor inputs with computational models to drive adaptive control. These loops enhance responsiveness by adapting to hyper-local conditions but face challenges like resource constraints, synchronization delays in multi-modal data fusion, and the risk of cascading errors. This focus session examines how proactive, context-aware sensing-to-action and action-to-sensing adaptations can improve efficiency by dynamically adjusting sensing and computation based on task demands, such as selectively sensing a small part of the environment and predicting the rest. Action-to-sensing pathways improve task relevance and resource use by guiding sensing through control actions but require robust monitoring to prevent cascading errors. Multi-agent sensing-action loops extend these benefits through coordinated sensing and actions, optimizing resources via collaboration. Additionally, neuromorphic computing, inspired by biological systems, enables spike-based, event-driven processing that conserves energy, reduces latency, and supports hierarchical control—making it well-suited for multi-agent optimization. Finally, the session highlights the importance of co-designing algorithms, hardware, and environmental dynamics to improve throughput, precision, and adaptability, ultimately advancing energy-efficient edge autonomy in complex environments.

## ASD03.1 SPECULATIVE EDGE-CLOUD DECODING FOR FAST AND RELIABLE DECISION-MAKING IN AUTONOMOUS SYSTEMS

Priyadarshini Panda, Yale University, US

## ASD03.2 FILLING IN THE SENSING BLANKS WITH GENERATIVE AI: ULTRA-FRUGAL LIDAR PERCEPTION USING MASKED AUTOENCODERS FOR AUTONOMOUS NAVIGATION

Amit Trivedi, University of Illinois at Chicago, US

## ASD03.3 ROBOKOOP: EFFICIENT VISUAL CONTROL REPRESENTATIONS FOR ROBOTICS VIA THE KOOPMAN OPERATOR

Saibal Mukhopadhyay, Georgia Tech, US

## ASD03.4 NEUROMORPHIC NAVIGATION IN THE REAL WORLD: INTEGRATING REAL-TIME EVENT-BASED VISION WITH PHYSICS-GUIDED PLANNING

Kaushik Roy, Purdue University, US


## ASD03.5 PANEL DISCUSSION

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

Date: Tuesday, 1 April 2025

Time: 8:30 - 10:00 CET

## ASD01 Regular Session "Enhancing Dependability and Efficiency in Automotive and Autonomous Systems"

Session chair Dirk Ziegenbein, Robert Bosch GmbH, DE

Session co-chair: Rolf Ernst, TU Braunschweig, DE

This session discusses key design aspects for safety, adaptability, and legality of autonomous systems. First, a framework that utilizes cross-channel safety performance indicators (SPIs) to identify and tackle hazardous driving scenarios for automated vehicles and corresponding evidence from a proof-of-concept implementation is presented. The session continues with the introduction of the Reflex pattern, an innovative approach inspired by biological reflexes that enhances system resilience by dynamically responding to fluctuating resources, demonstrated through a drone image processing scenario. Lastly, the role of legal considerations in the design of automated vehicles is explored, especially those intended to transport intoxicated individuals, underscoring the need for a multidisciplinary collaboration among management, marketing, engineering, and legal teams to ensure the development of functionally robust and legally sound systems.

### ASD04.1 IDENTIFICATION OF HAZARDOUS DRIVING SCENARIOS USING CROSS-CHANNEL SAFETY PERFORMANCE INDICATORS

Casper Hanselaar<sup>1</sup>, Murali Manohar Selva Kumar<sup>2</sup>, Yuting Fu<sup>2</sup>, Andrei Terechko<sup>2</sup>, Ranga Rao Venkatesha Prasad<sup>3</sup> and Emilia Silvas<sup>1</sup>

<sup>1</sup>Eindhoven University of Technology, NL; <sup>2</sup>NXP, N/; <sup>3</sup>TU Delft, NL

**Abstract:** Automated Driving (AD) vehicles are slowly being deployed on public roads. These AD vehicles will encounter hazardous (dangerous) scenarios due to unforeseen test cases at design time and changing environments on the road after deployment. To allow developers of AD systems to mitigate such unforeseen risks, the safety of AD vehicles needs to be continuously monitored after deployment. To this end, the UL4600 standard and AVSC guidelines recommend the use of safety performance indicators (SPIs) by AD vehicle developers. Our paper presents a framework which uses SPIs to identify potentially hazardous scenarios specific to the evaluated AD system, covering both AD vehicles and cloud operations. The framework uses the perception systems and motion plans of heterogeneous redundant multi-channel architectures to detect hazards invisible in single-channel-based systems. We propose three cross-channel SPIs and use them to identify hazardous scenarios in the AD vehicle and validate this approach with a proof-of-concept implementation. In a test of 6 challenging routes in the CARLA simulator our framework automatically identifies 86% of hazardous situations. Next it identifies contributing issues in the AD vehicle, such as missed object detections or dangerous planned trajectories. With this proof of concept, we show that this framework provides evidence on the safety of deployed systems, identifies AD vehicle functions in need of improvement and provides lessons for the development of future AD systems.

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## ASD04.2 DESIGNING RESILIENT AUTONOMOUS SYSTEMS WITH THE REFLEX PATTERN

Julian Demicoli and Sebastian Steinhorst, TU Munich, DE

**Abstract:** Autonomous systems face significant challenges due to fluctuating resources and unstable environments, where traditional redundancy strategies for resilience can be inefficient. We present the Reflex pattern, inspired by biological reflexes, promoting system resilience by dynamically adapting to changing resource conditions. By switching between complex and resource-efficient algorithms based on availability, the pattern optimizes efficient resource utilization without extensive redundancy, ensuring essential functionalities remain operational under constraints. To facilitate adoption, we introduce ReflexLang, a domain-specific language (DSL) enabling automated code generation for reflex-pattern-based systems. We validate the pattern's effectiveness in a drone image processing scenario, demonstrating its potential to enhance operational integrity and resilience.

## ASD04.3 LAW AS A DESIGN CONSIDERATION FOR AUTOMATED VEHICLES SUITABLE TO TRANSPORT INTOXICATED PERSONS

Marilyn Wolf<sup>1</sup> and William Widen<sup>2</sup>

<sup>1</sup>University of Nebraska, US; <sup>2</sup>University of Miami, US

**Abstract:** This essay explains why an automated vehicle (AV) manufacturer should consider law during the design process for an AV intended as "fit-for-purpose" to transport intoxicated persons. It suggests that management, marketing, engineering, and legal functions collaborate to develop product requirements and specifications that shield owner/occupants from criminal liability for DUI manslaughter and negligent homicide, as well as guard against civil liability.

Date: Tuesday, 1 April 2025

Time: 11:00 - 12:30 CET

## ASD03 Focus session: Dynamic, Multi-Agent Sensing-to-Action Loops in Distributed Autonomous Edge Computing Systems: Opportunities and Challenges

### Organizers:

Frank Diermeyer, TU Munich, DE

Rolf Ernst, TU Braunschweig, DE


In the foreseeable future, highly automated mobile systems, such as vehicles, robots, UAVs, or trains, will be confronted with difficult situations that require external support. The availability of such external support corresponds to level 4 driving automation and is an essential feature in current robotaxis and automated public transportation. While the first generation of level 4 prototypes relied on safety driver support, commercial systems are gradually moving towards support by teleoperation. Designing teleoperation support for level 4 systems is an end-to-end problem involving two main research and practical challenges, the teleoperation function defining the remote human interface with its scene representation and

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

available control functions, and the real-time communication channel involving wired and wireless segments, which must provide reliable end-to-end data transport.

## ASD05.1 AUTOMATED VEHICLE TELEOPERATION – VISION AND CHALLENGES

*Frank Diermeyer, TU Munich, DE*

## ASD05.3 RELIABLE REAL-TIME COMMUNICATION FOR TELEOPERATION

*Selma Saidi, Technische Universität Braunschweig, DE*

## ASD05.4 PANEL DISCUSSION

Main Menu  
Conference  
Sessions  
Authors



# Conference Information

DATE  
2025

## DATE 2025 Focus Sessions

Date: Monday, 31 March 2025

Time: 11:00 - 12:30 CET

### FS01 Focus Session: Specifications Mining a World of Generative AI: Extensions, Applications and Pitfalls

Session chair: Graziano Pravadelli, Università di Verona, IT

Session chair: Badri Gopalan, Synopsys, US

Organisers: Graziano Pravadelli, Università di Verona, IT and Samuele Germiniani, Marconi University of Rome, IT

The session consists of three technical contributions (15 mins each) and one panel (45 mins), totaling 90 minutes, focused on R&D challenges, emerging trends, and solutions for the automatic generation of formal specifications in system-level assertion-based verification (ABV). The first part of the session will explore the role of LLMs in assertion generation, delve into the automatic mining of assertions for security verification, and present a framework for the fair qualification and evaluation of current and future assertion miners. Then, in the second part, the panel will highlight unmet needs in specification mining, motivating researchers to develop new approaches and tools that move beyond academic proofs of concept and position automatic assertion generation as a practical, industry-ready solution for ABV.

#### FS01.1 Are LLMs ready for practical adoption for assertion generation?

Vaishnavi Pulavarthi<sup>1</sup>, Deeksha Nandal<sup>2</sup> and Debjit Pal<sup>2</sup>

<sup>1</sup>UIC, US; <sup>2</sup>University of Illinois at Chicago, US

**Abstract:** Assertions have been the de facto collateral for simulation-based and formal verification of hardware designs for over a decade. The quality of hardware verification, i.e., detection and diagnosis of corner-case design bugs, is critically dependent on the quality of the assertions. With the onset of generative AI such as Transformers and Large-Language Models (LLMs), there has been a renewed interest in developing novel, effective, and scalable techniques of generating functional and security assertions from design source code. While there have been recent works that use commercial-of-the-shelf (COTS) LLMs for assertion generation, there is no comprehensive study in quantifying the effectiveness of LLMs in generating syntactically and semantically correct assertions. In this paper, we first discuss AssertionBench from our prior work, a comprehensive set of designs and assertions to quantify the goodness of a broad spectrum of COTS LLMs for the task of assertion generations from hardware design source code. Our key insight was that COTS LLMs are not yet ready for prime-time adoption for assertion generation as they generate a considerable fraction of syntactically and semantically incorrect assertions. Motivated by the insight, we propose AssertionLLM, a first of its kind LLM model, specifically fine-tuned for assertion generation. Our initial experimental results show that AssertionLLM considerably improves the semantic and syntactic correctness of the generated assertions over COTS LLMs.

#### FS01.2 Security assertions for trusted execution environments

Hasini Witharana, Hansika Weerasena and Prabhat Mishra, University of Florida, US

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

**Abstract:** Trusted Execution Environment (TEE) provides a secure and isolated execution environment for sensitive applications. In order to design secure and trustworthy TEE-based systems, it is crucial to verify the trustworthiness of TEE implementations. Property checking is a promising avenue to guarantee that the TEE implementation satisfies the security properties. In the presence of a vulnerability, property checking will fail and provide a counterexample that can be utilized to fix the vulnerability. A major challenge in TEE property checking is that it relies on manual definition of the security properties, which can be cumbersome and error-prone. In this paper, we propose an efficient framework for automated generation and verification of TEE specific properties. Specifically, we leverage Finite State Machine (FSM) analysis to automatically derive and validate security properties utilizing templates. The effectiveness of the proposed method is demonstrated through experimental evaluation of Intel Trust Domain Extension (TDX), highlighting its potential for verifying security and trustworthiness of modern trusted execution environments.

## FS01.3 A baseline framework for the qualification of specifications miners

*Samuele Germiniani<sup>1,2</sup>, Daniele Nicoletti<sup>1</sup> and Graziano Pravadelli<sup>1</sup>*

<sup>1</sup>*Università di Verona, IT; <sup>2</sup>University of Guglielmo Marconi, IT*

**Abstract:** Over the past few decades, the verification community has developed several specification miners as an alternative to manual assertion definition. However, assessing their effectiveness remains a challenging task. Most studies evaluate these miners using predefined ranking metrics, which often fail to ensure the quality of the inferred specifications, especially when no fixed ground truth exists and the relevance of the specifications varies depending on the use case. This paper presents a comprehensive framework aimed at facilitating the evaluation and comparison of LTL specification miners. Unlike traditional approaches, which struggle with subjective analyses and complex tool configurations, our framework provides a structured method for assessing and comparing the quality of specifications generated by multiple sources, using both semantic and syntactic techniques. To achieve this, the framework offers users an easy-to-extend environment for installing, configuring, and running third-party miners via Docker containers. Additionally, it supports the inclusion of new evaluation methods through a modular design. Miner comparison can be based either on user-defined designs or on synthetic benchmarks, which are automatically generated to serve as a non-subjective ground truth for the evaluation of the miners. We demonstrate the utility of our framework through comparative analyses with four well-known LTL miners, illustrating its ability to standardize and enhance the specification mining evaluation process.

## FS01.4 Specification mining facing generative AI

*Goerschwin Fey<sup>1</sup>, Harry Foster<sup>2</sup>, Jaan Raik<sup>3</sup>, Badri Gopalan<sup>4</sup>, Joerg Mueller<sup>5</sup> and Manish Pandey<sup>4</sup>*

<sup>1</sup>*TU Hamburg, DE; <sup>2</sup>Siemens/Mentor Graphics, US; <sup>3</sup>Department of Computer System, Tallinn University of Technology, Estonia, EE; <sup>4</sup>Synopsys, US; <sup>5</sup>Formal Verification Expert, DE*

**Abstract:** Specifications for complex designs and their consistency are always a headache. Automated specification mining – including but not limited to generative AI – offers attractive solutions, but there are also various unmet needs. This panel will highlight unmet needs in specification mining, motivating researchers to develop new approaches and tools that move beyond academic proofs of concept and position automatic assertion generation as a practical, industry-ready solution for ABV.

**Date:** Monday, 31 March 2025

**Time:** 14:00 - 15:30 CET

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## FS08 Focus Session: Panel on The European Chips Act: Ready to Take-Off

**Session chair:** Anton Klotz, Fraunhofer, DE, Pascal Vivet, CEA, FR

**Organisers:** Anton Klotz, Fraunhofer, DE, Pascal Vivet, CEA, FR

**Panellists:** Jari Kinaret, CHIPS JU, BE, Olivier Thomas, CEA, FR, Inge Asselberghs, IMEC, BE, Amelie Hagelauer, Fraunhofer, DE, Helio Fernandez Tellez, IMEC, BE

EU Chips Act is the biggest EU initiative to support European microelectronics industry. After it entered into force on 21. September 2023, first calls have been issued in 2024. It is time to take a look at the progress which has been made in the past two years and take an outlook what lies ahead in 2025 and following years. Our panelists are representing various activities of the EU Chips Act, we have the head of Chips JU, the representatives of the pilot lines and Virtual Design Platform initiative. After impulse presentations, there will be a panel discussion, where the panelists will answer the questions from the audience on the EU Chips Act.

**Date:** Monday, 31 March 2025

**Time:** 16:30 - 18:00 CET

## FS03 Focus Session: Design Automation for Physical Computing Systems

**Session chair:** Antonino Tumeo, PNNL, US

**Organisers:** Anup Das, Drexel University, US

### FS03.1 Analog system synthesis for FPAAS and custom analog IC design

Afolabi Ige and Jennifer Hasler, Georgia Tech, US

**Abstract:** Synthesis tools can unlock the potential of analog architectures to achieve real-time computation, signal processing, inference and learning for low SWaP systems in commercial timescales. We present a methodology and results towards system analog and mixed-signal synthesis both for FPAAs and Custom Analog IC design. Building on previously efforts on large-scale Field Programmable Analog Arrays (FPAAs) targeting tools enables tools capable of synthesizing new ICs. The IC synthesis is built upon our recent work on analog & mixed-signal programmable CMOS standard cell library that can be demonstrated across a range of CMOS process nodes (e.g. 180nm, 130nm, 65nm, 28nm, and 16nm CMOS). This synthesis can be extended to synthesizing new configurable fabrics for a new IC and generate the resulting configuration files to target that fabric. The entire tool-flow is being developed as an open-source tool that can be widely available. These approaches enable moving analog and mixed-signal design towards structured Design Space Exploration (DSE), and create a significant need towards rapid analog simulation.

### FS03.2 Gain-based computing with coupled light and matter

Natalia Berloff, University of Cambridge, GB


**Abstract:** Gain-based computing based on light-matter interactions is a novel approach to physics-based hardware and physics-inspired algorithms. In gain-based computing, the complex optimisation problems are encoded in the gain and loss rates of driven-dissipative systems. The system is driven through a symmetry-breaking transition on the changing loss landscape until a mode that minimises losses is selected, manifesting the optimal solution to the original problem. This process allows for solving important combinatorial optimisation problems via mapping to

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

Ising, XY, and k-local Hamiltonians, emphasising the system's applicability across various physical platforms, including photonic, electronic, and atomic systems. Two primary directions have emerged for developing gain-based analogue hardware, each using distinct aspects of physics' role in computational processes. The first approach exploits natural evolution principles of physical systems influenced and driven by external parameters, with the challenge of establishing controllable couplings between 'spins'. Polariton condensates in inorganic and organic-inorganic halide perovskites, atoms in QEDs and degenerate laser systems exemplify this. Conversely, the second approach, represented by technologies like analogue interactive machines (AIM) and spatial photonic machines (SPIM), focuses on establishing couplings through processes like light propagation, optical modulation, and signal detection, thereby managing system dynamics through feedback loops. Both platforms' core is the critical process leading to the optimum solution. Despite advancements in the physical realisation of these concepts, critical questions remain about scalability, the influence of phase space structures on system performance, and identifying problems best suited for these unconventional computing architectures. We need to understand the dynamic behaviour of the systems during symmetry-breaking transitions, trajectory optimisation towards global minima, error probabilities, and the potential for dissipation and nonlinearities to rectify these errors, highlighting the pivotal role of theory in addressing these challenges. By comparing various experimental platforms, including polaritons, lasers, and cold atoms, we should emphasise and exploit the universal nature of these questions. My talk outlines a strategic plan to tackle these outstanding questions while discussing and contrasting different approaches.

## FS03.3 CHEMCOMP: Compiling and computing with chemical reaction networks

Nicolas Agostini, Connah Johnson, William Cannon and Antonino Tumeo,

Pacific Northwest National Laboratory, US

**Abstract:** The exponential growth in computing demands driven by scientific computing, data analytics, and artificial intelligence is pushing conventional CMOS-based high-performance computing systems to their physical and energy efficiency limits. As we approach the era of post-exascale computing, disruptive approaches are necessary to overcome these barriers and achieve substantial gains in energy efficiency. Analog and hybrid digital-analog computing systems have emerged as promising alternatives, offering the potential for orders-of-magnitude improvements in efficiency. Among these, biochemical computing stands out as a novel paradigm capable of leveraging the natural efficiency of chemical reactions, which inherently solve optimization problems by converging to steady states. By scaling up reaction networks or reaction vessel sizes, biochemical systems present an opportunity to meet the high-performance demands of modern computing tasks. Despite their promise, significant theoretical and practical challenges remain, particularly in formulating and mapping computational problems to chemical reaction networks (CRNs) and designing viable biochemical computing devices. This paper addresses these challenges by introducing ChemComp, a comprehensive framework for chemical computation. The framework features an abstract chemical reaction dialect implemented as a multi-level intermediate representation (MLIR) compiler extension and provides a systematic approach to translating mathematical problems into CRNs. We demonstrate the potential of our framework through a case study emulating a simplified chemical reservoir computing device. This work establishes the foundational tools and methodologies necessary to harness the computational power of chemistry, paving the way for the development of energy-efficient, high-performance computing systems tailored to contemporary and future computational needs.


## FS03.4 Exploring dendritic computation in bio-inspired architectures for dynamic programming

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

Anup Das, Drexel University, US

**Abstract:** Dynamic programming is a classical optimization technique that systematically decomposes a complex problem into simpler sub-problems to find an optimal solution. We explore the use of bio-inspired architectures to find the shortest path between two nodes in a graph using dynamic programming. We leverage dendritic computations, which are linear and non-linear mechanisms in neuronal dendrites that allow to implement different computational primitives. We exploit two key mechanisms: 1) a dendrite acts as a delay line to propagate an excitatory post-synaptic potential to the soma, and 2) a feedback mechanism from the soma into the dendrites to control this delay. Our key ideas are the following. First, we model each node on a graph as a leaky integrate-and-fire (LIF) neuron, supporting the two dendritic mechanisms. We use a countdown counter to implement forward propagation of a delayed synaptic potential and eligibility trace-based feedback to update the delay by incorporating the cost of edges in a graph. Next, we formulate dynamic programming in terms of the time to the first spike in neurons. We breakdown the shortest path problem into sub-problems of finding the earliest firing times of neurons and iteratively building the final solution from these smaller sub-problems by tracing backward. We implement this approach for several real-world graphs and show its scalability. We also show an early prototype on a Virtex UltraScale FPGA.

Date: Tuesday, 1 April 2025

Time: 08:30 - 10:00 CET

## FS05 Focus Session: 3D Integration, Cryogenic Circuits and Superconducting Logic: Emerging Trends Shaping the Future of High-Performance Computing

Session chair: Ahmedullah Aziz, University of Tennessee Knoxville, US

Session co-chair: Hussam Amrouch, TU Munich, DE

Organiser: Hussam Amrouch, TU Munich, DE


As CMOS scaling approaches its fundamental limits, the explosive rise of artificial intelligence (AI) and large language models (LLMs) is exposing profound challenges in today's computing architectures. The immense demand for memory, speed, and energy efficiency is pushing classical chips to their breaking point. This focus session will explore three transformative trends that are poised to redefine the future of high-performance computing and address the escalating challenges of AI-driven workloads. The first trend is 3D integration, an innovative paradigm that allows memory layers to be fabricated in the back end of line (BEOL), dramatically increasing on-chip memory capacity. Of the emerging memory technologies, ferroelectric memories stand out as particularly promising due to their compatibility with BEOL CMOS and their low-power, high-density operation. The second trend, cryogenic CMOS, leverages the advantages of operating circuits at cryogenic temperatures (77K and below), significantly enhancing transistor performance with steeper subthreshold slopes, higher on-currents, and lower off-currents, delivering remarkable speed and efficiency gains. The last trend is superconducting logic, which is set to revolutionize computing by achieving zero resistance, unlocking unprecedented levels of speed and energy efficiency. Our session brings together leading experts from both industry and academia to present cutting-edge solutions that are already reshaping the semiconductor landscape. Attendees will gain a deep, comprehensive understanding of the emerging trends that will drive the next generation of high-performance computing, providing a critical window into the chips that will fuel future advances in AI.

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## FS05.1 Pushing the boundaries of AI chips: from monolithic 3D CMOS to cryogenic computing

Mahdi Benkhelifa<sup>1</sup>, Shivendra Parihar<sup>2</sup>, Anirban Kar<sup>1</sup>, Girish Pahwa<sup>3</sup>, Yogesh Chauhan<sup>4</sup> and Hussam Amrouch<sup>5</sup>

<sup>1</sup>TU Munich, DE; <sup>2</sup>University of California, Berkeley, US; <sup>3</sup>National Yang Ming Chiao Tung University, TW; <sup>4</sup>IIT Kanpur, IN; <sup>5</sup>TU Munich (TUM), DE

**Abstract:** As CMOS scaling approaches its fundamental limits, the explosiverise of AI and LLMs has unveiled profound bottlenecks in computing architectures. This talk presents two groundbreaking paradigms poised to reshape the landscape of high-performance computing and meet the surging demands of AI-driven workloads. The first paradigm is 3D monolithic integration, a revolutionary approach that achieves unprecedented logic density through Complementary FETs (CFETs), where pMOS and nMOS transistors are vertically stacked, and a dramatic expansion of on-chip memory capacity by integrating memory layers atop logic transistors. The second paradigm leverages the transformative potential of operating chips at cryogenic temperatures—specifically around 77K—where transistors exhibit significantly enhanced performance, and parasitic resistances are substantially minimized. These advancements hold the promise of redefining computing efficiency and performance for the AI era.

## FS05.2 Transistor aging and circuit reliability at cryogenic temperatures

Javier Fortuny and Vishal Nayar, IMEC, BE

**Abstract:** The increasing interest in cryogenic circuits is driven by their transformative potential across high-performance computing, medical devices, space exploration, and quantum technologies. Operating transistors at cryogenic temperatures, such as 77 K and below, yields substantial improvements, including increased ON current, reduced OFF current, and enhanced sub-threshold slope. While recent studies have explored device-level reliability at cryogenic temperatures, circuit-level reliability—particularly under bias temperature instability (BTI)—remains underexamined, leaving critical aging mechanisms at these temperatures not well understood. To bridge this gap, we designed and fabricated a customized chip in a commercial HKMG 28 nm technology. The chip integrates several ring oscillator (RO) circuits for precise characterization of accelerated aging effects, enabling evaluation of their impact on performance at cryogenic temperatures. Finally, we project technology degradation in a 10-year future comparing, the achieved wear out between room temperature (298 K) and at 77 K when operating circuits at the nominal voltage, revealing the significant mitigation of BTI aging when operating at affordable cryogenic temperatures.

## FS05.3 Ferroelectric-superconducting synergy for future computing

Shamiul Alam<sup>1</sup> and Ahmedullah Aziz<sup>2</sup>

<sup>1</sup>University of Tennessee Knoxville, US; <sup>2</sup>University of Tennessee, Knoxville, US


**Abstract:** Ferroelectric Superconducting Quantum Interference Devices (Fe-SQUIDs) have recently gained attention as a transformative technology for superconducting computing, offering voltage-controlled switching that is essential for large-scale digital circuits. This unique technology has the potential to drive advancements in cryogenic computing by enabling scalable memory systems and voltage-controlled logic circuits. These innovations are critical for the realization of large-scale quantum computers and hold significant promise for high-performance computing and space exploration. In this article, we explore how Fe-SQUIDs, integrated with heater cryotrons (hTrons), can be harnessed to develop key components of computing systems. These include non-volatile memory, voltage-controlled logic circuits, in-memory matrix-vector multiplication systems, and ternary content-addressable memory. We also examine how changes in the key characteristics of Fe-SQUIDs and hTrons influence the

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

performance of these applications, providing insights into the design and optimization of next-generation superconducting hardware.

## FS05.4 Material-to-system co-optimization for advanced semiconductor manufacturing

Gaurav Thareja, Applied Materials, US

**Abstract:** The exponential growth of AI is tied to groundbreaking advancements in semiconductor technology, driven by the PPACt metrics: low Power, high Performance, reduced Area, low Cost, and faster Time to market. Traditionally, achieving these metrics has required years—often decades—of meticulous semiconductor innovation, progressing from concept to high-volume manufacturing. This process unfolds through four critical phases: materials discovery, process optimization, device engineering, and chip design. In this talk, we will explore how ML-driven methods are revolutionizing the semiconductor industry, significantly accelerating progress across all stages of development. We will highlight the key discoveries necessary for enabling novel materials that power cryogenic circuits, ferroelectric memories, and 3D integration.

Date: Tuesday, 1 April 2025

Time: 11:00 - 12:30 CET

## FS06 Focus Session: Panel on Improving Chip Design Enablement for Universities in Europe

Session chair: Ulf Schlichtmann, TU Munich, DE

Session co-chair: Holger Blume, Leibniz University Hannover, DE

Organisers: Norbert When and Lukas Krupp, University of Kaiserslautern-Landau, DE

Panellists: X. Sharon Hu<sup>1</sup>, Joachim Rodrigues<sup>2</sup>, Luca Benini<sup>3</sup>, Ian O'Connor<sup>4</sup>, Andreas Brüning<sup>5</sup> and Patrick Haspel<sup>6</sup>

<sup>1</sup>University of Notre Dame, US; <sup>2</sup>Lund University, SE; <sup>3</sup>ETH Zurich, CH | Università di Bologna, IT; <sup>4</sup>Lyon Institute of Nanotechnology, FR; <sup>5</sup>FMD, DE; <sup>6</sup>Synopsys, DE

The semiconductor industry is central to the European economy, particularly in the industrial and automotive sectors. Semiconductor fabrication and chip design are the two largest segments of the microelectronics value chain. While Europe is strengthening semiconductor fabrication and technology with considerable investments, e.g., in new fabs, chip design capabilities fall far short of the required capacities. The EU MicroElectronics Training, Industry and Skills (METIS) Report 2023 has shown that chip designers are the job profiles identified as the most difficult to find in the European microelectronics industry. European universities face many challenges hindering their ability to produce skilled graduates and contribute to the semiconductor ecosystem. While student interest in, e.g., AI is booming, we observe a decreasing interest in microelectronics. The main reasons for this are the high entry barriers for students, reinforced by the lack of chip design enablement in academia. Hence, there are ongoing initiatives in different European countries, on the EU level, and worldwide to strengthen chip design education and research. This focus session will bring together stakeholders of these initiatives from Europe and the USA to explore the critical challenges, opportunities, and potential strategies facing chip design enablement in European academic institutions. The session will be held in the panel format with active audience participation to guarantee inclusiveness and foster a broad view of the topic.

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

Date: Tuesday, 1 April 2025

Time: 14:00 - 15:30 CET

## FS10 Focus Session: GenAI-Native EDA : Redefining Verification with Large Language Models

Session chair: Pierre-Emmanuel Gaillardon, University of Utah, US

Organisers: Pierre-Emmanuel Gaillardon, University of Utah, US

As hardware design processes grow in complexity and scale, verification methodologies reliant on human expertise and manual effort are increasingly insufficient to handle intricate interdependencies and challenging constraints across design stages. Generative AI (GenAI), particularly Large Language Models (LLMs), offers a breakthrough approach, enabling sophisticated pattern recognition, multimodal data integration, and adaptive learning to tackle these verification challenges. From early-stage Power, Performance, and Area (PPA) estimations to advanced anomaly detection and layout optimization, AI-driven tools are set to transform verification workflows. By synthesizing circuit representations across specifications, netlists, and physical layouts, these AI models promise not only enhanced verification precision but also significant reductions in time-to-market, making verification processes more scalable for next-generation design technologies. In this special session, attendees will explore cutting-edge GenAI applications for EDA with a focus on hardware verification, gaining insights into how advanced techniques like multimodal learning, LLM-based optimization, and multi-agent systems can boost verification accuracy. Discussions will highlight foundational shifts toward AI-native EDA tools and examine the potential of LLMs to automate and scale verification to meet the demands of increasingly complex hardware systems. Presentations will also cover AI- driven approaches to optimizing verification workflows and automating the detection of potential design flaws.

### FS10.1 Revolutionizing Verification With GenAI-Powered Automation: A Paradigm Shift Towards Agentic Workflows

Andy Penrose, Cadence, UK

**Abstract:** The verification of complex System-on-Chip (SoC) designs is undergoing a significant transformation with the advent of Artificial Intelligence (AI) powered automation. Traditional single-run, single-engine algorithms are giving way to data-driven approaches that leverage insights from multiple runs of diverse engines across the entire verification campaign. The Verisium platform exemplifies this shift, optimizing verification workloads, enhancing coverage, and accelerating bug diagnosis. Recent advances in Large Language Models (LLMs) and Large Reasoning Models (LRMs) are further propelling this trend, profoundly impacting the capabilities of automation tools. While individual applications of LLMs can yield substantial productivity gains, the most profound benefits will emerge from integrating multiple GenAI powered tasks into multi-step automated workflows. This vision of an agentic workflow for design and verification represents the future trajectory of the field.

### FS10.2 Generative AI in Semiconductor Development: Automating Design and Verification for the Next Era of Innovation

Jin Zhang, Synopsys, Inc., US

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

**Abstract:** Generative AI (GenAI) is reshaping the semiconductor industry by streamlining both design and verification, traditionally seen as distinct yet interdependent disciplines. With the increasing complexity of modern chips, conventional methodologies face growing challenges in scalability, efficiency, and verification coverage. GenAI introduces new opportunities by automating RTL generation, optimizing design space exploration, and enhancing verification processes through AI-driven test generation and formal reasoning. This talk explores how GenAI can accelerate chip development while reducing the manual effort required for design validation. We discuss the potential benefits, including improved design efficiency, faster iteration cycles, and enhanced verification robustness, as well as key considerations such as AI trustworthiness, integration with existing workflows, and the evolving role of engineers in an AI-augmented development environment. As the industry moves toward more autonomous design and verification flows, understanding the opportunities and challenges of GenAI-driven automation will be critical in shaping the future of semiconductor innovation.

## FS10.3 EDA-aware RTL generation with Large Language Models

Mubashir Islam<sup>1</sup>, Humza Sami<sup>1</sup>, Pierre-Emmanuel Gaillardon<sup>2</sup> and Valerio Tenace<sup>1</sup>

<sup>1</sup>PrimisAI, US; <sup>2</sup>University of Utah -- PrimisAI, US

**Abstract:** Large Language Models (LLMs) have become increasingly popular for generating RTL code. However, producing error-free RTL code in a zero-shot setting remains highly challenging even for state-of-the-art LLMs, often leading to issues that require manual, iterative refinement. This additional debugging process can dramatically increase the verification workload, underscoring the need for robust, automated correction mechanisms to ensure code correctness from the start. We will AIVRIL2, a self-verifying, LLM-agnostic agentic framework aimed at enhancing RTL code generation through iterative corrections of both syntax and functional errors. Our approach leverages a collaborative multi-agent system that incorporates feedback from error logs generated by EDA tools to automatically identify and resolve design flaws. Experimental results, conducted on the VerilogEval-Human benchmark suite, demonstrate that our framework significantly improves code quality, achieving nearly a 3.4× enhancement over prior methods. In the best-case scenario, functional pass rates of 77% for Verilog and 66% for VHDL were obtained, thus substantially improving the reliability of LLM-driven RTL code generation.

Date: Tuesday, 1 April 2025

Time: 16:30 - 18:00 CET

## FS02 Focus Session: AI-Driven Design Evolution: Benchmarking and Infrastructure for the Next Era of Semiconductors and Photonics

Session chair: Anthony Agnesina, NVIDIA Corp., US

Session chair: Hao Geng, Shanghai Tech University, CN

Organisers: Haoyu Yang, NVIDIA Corp., US. Yuzhe Ma, Hong Kong University of Science and Technology (GZ), CN


As AI and machine learning models become increasingly integrated into semiconductor and photonic design workflows, the need for rigorous benchmarking, robust datasets, and scalable infrastructures is paramount. This special session presents pioneering research on evaluating AI capabilities across digital hardware, formal verification, and photonic device design, with a strong focus on the importance of benchmark frameworks and dataset development. The session will feature four key talks: 1) ChipVQA is a benchmark designed to evaluate visual language models (VLMs) in chip design, requiring a visual

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

understanding of diagrams and schematics across five disciplines. Current models, including GPT-4o, struggle with domain-specific tasks, while a novel agent-based approach shows potential for improved performance. 2) FVEval is a comprehensive benchmark designed to evaluate large language models (LLMs) in formal verification tasks for digital chip design. It assesses LLMs' abilities to generate SystemVerilog assertions and reason about design RTL. The benchmark includes both expert-written and synthetic examples, offering insights into current LLM capabilities and potential for improving formal verification productivity. 3) MAPS introduces an open-source infrastructure to standardize AI-based solvers for photonic device simulation and inverse design. It provides a rich dataset, a neural operator model zoo for training, and a scalable framework for benchmarking AI-based photonic simulators. MAPS aims to accelerate innovation in photonic hardware by bridging the gap between AI-driven physics simulations and photonic design optimization. 4) PICEval introduces a benchmark to evaluate large language models (LLMs) for automating the design of photonic integrated circuits (PICs). The benchmark spans device- to circuit-level designs and assesses the functionality and fidelity of LLM-generated netlists by comparing them to expert-written solutions. It highlights the challenges and potential of LLMs in automating PIC design and identifies areas for further research to optimize their application. Together, these talks underscore the crucial role of benchmarks, datasets, and scalable infrastructure in advancing AI for chip and photonic design, shaping the future of automated and intelligent design workflows.

## FS02.1 CHIPVQA: Benchmarking visual language models for chip design

*Haoyu Yang, Qijing Huang, Nathaniel Pinckney, Walker Turner, Wenfei Zhou, Yanqing Zhang, Chia-Tung Ho, Chen-Chia Chang and Haoxing Ren, NVIDIA Corp., US*

**Abstract:** Large-language models (LLMs) have shown great potential in assisting chip design and analysis, with recent research focusing primarily on text-based tasks such as general QA, debugging, and design tool scripting. However, the chip design and implementation workflow often requires a visual understanding of diagrams, flowcharts, graphs, schematics, waveforms, and more, necessitating the development of multi-modality foundation models. To address this gap, we propose ChipVQA, a benchmark designed to evaluate the capability of visual language models (VLMs) for chip design. ChipVQA comprises 142 carefully crafted and collected VQA questions spanning five chip design disciplines: Digital Design, Analog Design, Architecture, Physical Design, and Semiconductor Manufacturing. Unlike existing VQA benchmarks, ChipVQA questions are meticulously created by chip design experts and require in-depth domain knowledge and reasoning to solve. Our comprehensive evaluations on both open-source and proprietary multi-modal models reveal significant challenges posed by the benchmark suite, with existing VLMs struggling to meet the demands of chip design knowledge and reasoning. Notably, GPT-4o achieves only a 44% correctness rate. Additionally, we conducted a preliminary study on an alternative VLM inference methodology using an agent, which showed improved performance in certain categories without additional training, highlighting the potential of leveraging LLM agents as an alternative approach for VLM deployment in chip design.

## FS02.2 FVEVAL: Understanding language model capabilities in formal verification of digital hardware

*Minwoo Kang<sup>1</sup>, Mingjie Liu<sup>2</sup>, Ghaith Bany Hamad<sup>2</sup>, Syed Suhaib<sup>2</sup> and Haoxing Ren<sup>2</sup>*  
<sup>1</sup>*University of California, Berkeley, US; <sup>2</sup>NVIDIA Corp., US*


**Abstract:** The remarkable reasoning and code generation capabilities of large language models (LLMs) have spurred significant interest in applying LLMs to enable task automation in digital chip design. In particular, recent

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

work has investigated early ideas of applying these models to formal verification (FV), an approach to verifying hardware implementations that can provide strong guarantees of confidence but demands significant amounts of human effort. While the value of LLM-driven automation is evident, our understanding of model performance, however, has been hindered by the lack of holistic evaluation. In response, we present FVEval, the first comprehensive benchmark and evaluation framework for characterizing LLM performance in tasks pertaining to FV. The benchmark consists of three sub-tasks that measure LLM capabilities at different levels---from the generation of SystemVerilog assertions (SVAs) given natural language descriptions to reasoning about the design RTL and suggesting assertions directly without ad


## FS02.3 MAPS: Multi-fidelity AI-augmented photonic simulation and inverse design infrastructure

Pingchuan Ma<sup>1</sup>, Zhengqi Gao<sup>2</sup>, Meng Zhang<sup>3</sup>, Haoyu Yang<sup>4</sup>, Haoxing Ren<sup>4</sup>, Rena Huang<sup>3</sup>, Duane Boning<sup>2</sup> and Jiaqi Gu<sup>1</sup>.

<sup>1</sup>Arizona State University, US; <sup>2</sup>Massachusetts Institute of Technology, US; <sup>3</sup>Rensselaer Polytechnic Institute, US; <sup>4</sup>NVIDIA Corp., US

**Abstract:** Inverse design has become a powerful approach in photonic device optimization, enabling access to high-dimensional, non-intuitive design spaces that lead to ultra-compact devices with superior performance, ultimately advancing the development of high-density photonic integrated circuits (PICs). The adjoint method plays a key role in this process by efficiently computing both the figure of merit (FoM) and its analytical gradient with only two simulations, enabling gradient-based device topology optimization. However, a significant computational bottleneck remains, i.e., the reliance on solving partial differential equations (PDEs) or eigenvalue problems within simulation-in-the-loop optimization frameworks, which hinders scalability. Recent advancements in AI-based solvers offer a promising solution by accelerating the solving of these PDEs and eigenvalue problems, enabling faster and more scalable inverse design processes. Despite these advancements, a major challenge persists—the absence of an open-source, standardized, widely available infrastructure and dataset for training and benchmarking AI-based PDE solvers tailored to photonic hardware. In this work, we introduce MAPS (Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Benchmarking Infrastructure) to fill this gap. MAPS features: 1. MAPS-Data: A photonic device dataset that covers a broad design space of representative device types, capturing both high- and low-performance designs. The dataset integrates multi-modal inputs (structure, light source, etc.) and physically significant evaluation metrics (FoMs and light fields, etc.), offering a rich data source for AI-based photonic simulation research. 2. MAPS-Train: A standardized AI-for-photonics neural operator model zoo and training framework, featuring extensible configurations and seamless integration with MAPS-Data pipelines, facilitating fair comparisons and standardized benchmarking of AI-based, physics-inspired photonic simulators. 3. MAPS-InvDes: An advanced adjoint method-based inverse design infrastructure that abstracts complex physical details, making it accessible to both computer-aided design (CAD) and machine learning (ML) communities. It integrates seamlessly with pre-trained AI-based PDE solvers and incorporates customized fabrication variation models (e.g., differentiable lithography and etching) to validate practical applicability in real-world inverse design tasks. This infrastructure MAPS bridges the gap between AI-for-physics and photonic device design by providing a standardized, open-source platform for developing and benchmarking AI-based solvers, ultimately accelerating innovation in both photonic hardware optimization and scientific ML

## FS02.4 PICBENCH: Benchmarking LLMs for photonic integrated circuit design



Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

*Yuchao Wu<sup>1</sup>, Xiaofei Yu<sup>1</sup>, Hao Chen<sup>1</sup>, Yang Luo<sup>1</sup>, Yeyu Tong<sup>2</sup> and Yuzhe Ma<sup>1</sup>*

<sup>1</sup>*The Hong Kong University of Science and Technology (Guangzhou), CN; <sup>2</sup>The Hong Kong University of Science and Technology (Guangzhou)), CN*

**Abstract:** While large language models (LLMs) have shown remarkable potential in automating various tasks in digital chip design, the field of Photonic Integrated Circuits (PICs)—a promising solution to advanced chip designs—remains relatively unexplored in this context. The design of PICs is time-consuming and prone to errors due to the extensive and repetitive nature of code involved in photonic chip design. In this paper, we introduce PICBench, the first benchmarking and evaluation framework specifically designed to automate PIC design generation using LLMs, where the generated output takes the form of a netlist. Our benchmark consists of dozens of meticulously crafted PIC design problems, spanning from fundamental device designs to more complex circuit-level designs. It automatically evaluates both the syntax and functionality of generated PIC designs by comparing simulation outputs with expert-written solutions, leveraging an open-source simulator. We evaluate a range of existing LLMs, while also conducting comparative tests on various prompt engineering techniques to enhance LLM performance in automated PIC design. The results reveal the challenges and potential of LLMs in the PIC design domain, offering insights into the key areas that require further research and development to optimize automation in this field.

**Date:** Wednesday, 2 April 2025

**Time:** 8:30 - 10:00 CET

## FS07 Focus Session: Panel on European Startups on AI – Path to success

**Session chair:** Anton Klotz, Fraunhofer, DE

**Organiser:** Marco Inglardi, Synopsys, IT

**Panellists:** Manu Nair, Synthara, CH, Patrick Couvert, NEUrXCORE, FR, Sean Redmond, Silicon Catalyst, UK, David Atienza, EPFL, CH, Edith Euan Diaz, Axelera, NL

AI is one of the hottest and influential topics of this decade. Specialized hardware is required to run AI algorithms and several companies are working on designing such hardware, among these companies there are several European startups. There are multiple challenges that these startups have to overcome like lack of financing, lack of skilled workforce, challenge to find interested customer, who take the risk and work with a startup and not with an established market leader. In this session several startups come to word and tell how they have managed to overcome the challenges. We also have perspectives from a commercial startup incubator, which has specialized on microelectronics startups and from academic, who has spin-off several startups. After impulse presentations, there will be a panel discussion, where the panelists will answer the questions from the audience on the landscape of microelectronic startups in Europe.

**Date:** Wednesday, 2 April 2025

**Time:** 11:00 - 12:30 CET

## FS09 Focus Session: Empowering European Innovation by Making Leading-Edge Technologies Accessible to Academia

**Session chair:** Catherine Le Lan, Synopsys, FR

**Organisers:** Catherine Le Lan, Synopsys, FR. Olivier Sentieys, Inria, FR

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

Academia and fundamental research are the driving forces behind groundbreaking advancements. Innovation is the cornerstone of the semiconductor industry's success. By providing access to leading-edge technologies, we support and accelerate semiconductor research, paving the way for a brighter, technologically advanced future. During this session, we will discuss how pilot lines can play a major role in enabling technology access to academia. Additionally, we will explore the perspective of academia on how this access can drive fundamental research and its contributions.

## FS09.1 How can academia ride the wave of new semiconductor investment and technological change?

*John Darlington, University of Southampton, GB*

**Abstract:** Quoting from Aristotle, first mover in scientific method and formal logic, “The more you know, the more you realize you don’t know”. After a relatively long period of incremental change in electronic design and computing architectures we are now in a period of significant change. New forms of transistors, new memories, new methods of connection and packaging, new compute demands and fabrics, new design considerations, making the scope of our design discipline ever broader. What are some of the opportunities and also the challenges for Academia in this period of change and how can investments in semiconductor innovation in Europe benefit. Academia will have similar capacity to educate students, mentor PhDs and undertake fundamental research. Adoption of community-based design, broader collaboration networks, and simplified access to capabilities and skills, can help make best use of that capacity, leading to greater adoption of technological advances. Similarly they can help provide a pathway from fundamental research to demonstrable impact for society. Examples of more collaborative research will help inform the debate on how to benefit from change and investment in semiconductors.

## FS09.2 NANOIC Platform

*Giuseppe Fiorentino, Imec, BE*


**Abstract:** In the context of the Chips JU Act, a European consortium of Research Centers including IMEC, CEA-LETI, Tyndall Institute, CSNNT, Fraunhofer Institute and VTT, is developing an ambitious five year program focused on the development of beyond-2nm systems-on-chip (SoC). The NanoIC pilot line aims in the first place lowers the threshold to innovation by offering early-stage process design kits (PDKs) to companies that want to explore novel solutions. Start-ups, SMEs, universities, and design and system companies can use: - design pathfinding PDKs for early design exploration in future IC technologies, - system exploration PDKs for prototyping of advanced technology components on top of or embedded in the stack of commercially available foundry wafers. The result is a leading technology platform where European and international companies can explore beyond-2nm SoC technologies before they're introduced into large-scale production. This will enable the European supplier ecosystem to enhance its competitiveness while boosting the global chip value chain and offer companies the opportunity to explore the most advanced chip technology solutions for their future applications. The NanoIC pilot line will be based on an extension of the pilot line facilities that imec built up over the previous decades. Through improvements in terms of repeatability, variability and defectivity of the process modules, the baseline flows aim for a technology readiness level of 4-6 – bringing breakthrough technologies closer to the market. As the landscape of RTOs, SMEs and Universities is widely diffused over the European territory, the EU commission gave recently the green light to the formation of the Competence Centers (CCs), which have as key mission to connect and direct interested users to the most appropriate semiconductor technology offer. In this context, the NanoIC Team is already

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

working to establish a stable collaboration with all the newly formed CCs. To further enhance the possibility to access and exploit the pilot line possibilities, the NanoIC project is developing a host of initiatives aimed at education and workforce development: courses on beyond-2nm technologies, access to affordable design tools and prototyping services for universities, internships, and training programs, etc.

## FS09.3 PREVAIL: Multi HUB Platform to facilitate circuit design

*Sergio Nicoletti, CEA, FR*

**Abstract:** The TEF-PREVAIL project brings together CEA-Leti, imec, Fraunhofer-Gesellschaft and VTT with the goal of accelerating the development of next-generation edge-AI technologies. At the heart of the PREVAIL project is a networked, multi-hub platform designed to provide stakeholders across the EU with the capability to fabricate prototype chips for advanced artificial intelligence technologies. Leveraging the power of clean-room tools, on advanced fabrication processes and on expertise and resources of its founding members, the consortium aims to facilitate the design, evaluation, testing, and rapid fabrication of state-of-the-art circuits.

## FS09.4 The FAMES Pilot Line: advanced FD-SOI semiconductor technologies with embedded non-volatile Memories, RF components, 3D heterogeneous integration options, and Power Management IC components

*Bruno Paing, CEA, FR*


**Abstract:** The EU Chips Act aims to strengthen Europe's semiconductor industry and support its technological sovereignty. The Chips Joint Undertaking, or Chips JU, is boosting the development and adoption of advanced systems and nano-electronic chip technologies manufactured in Europe by supporting, together with participating States, a series of Pilot Line developments in Europe. FAMES, one of the initial 4 Pilot Lines launched via the first Pilot Line call, gathers a technical infrastructure and a leading-edge R&D program that offers European semiconductor stakeholders from industry, research, and academia access to a unique palette of advanced FD-SOI semiconductor technologies with embedded non-volatile Memories, RF components, 3D integration and PMIC components. The FAMES Pilot Line is distributed among a consortium of 11 public research partners from 8 European countries: CEA-Leti (coordinating partner), CEZAMAT-WUT, Fraunhofer, Grenoble INP, Imec, SAL, SiNANO Institute, Tyndall, UC Louvain, Universidad de Granada and VTT. Each partner brings a key and complementary skill to maximize the impact of the FAMES Pilot Line. The FAMES Pilot Line will strengthen the current ecosystem and support key European semiconductor players, leveraging highly differentiating technologies to address the rapid growth of low power, high connectivity and robustly secure integrated circuits driven by the automotive, IoT and smart mobile device markets, to name a few. The project has received 44 letters of support from industrial companies covering all the electronic systems value chain, including Nokia, Ericsson, Nordic, Soitec, ASML, ASM, AMAT, TEL, GlobalFoundries, IBM, Intel, STMicroelectronics, Siemens, Orange, Meta, Stellantis, Valeo. The R&D Services offered by the FAMES Pilot Line include pathfinding PDKs and chip design, PDKs to access silicon via multi-project wafers, advanced manufacturing processes, characterization and testing capabilities and regular training courses and workshops to build the skills and competencies required to ensure the future of semiconductors. The FAMES Pilot Line Partners reach out to Potential Users by way of dedicated workshops, talks and booths at the major electronics conferences and forums and through Design Platforms and Competence Centres. In this talk we will present the different technologies offered by the FAMES Pilot Line and the manner in which Potential Users from companies, research centers and academia can gain access to the FAMES Pilot Line R&D Services.

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## FS09.5 Heterogeneous Integration and Advanced Packaging Technologies at the APECS Pilot Line

*Andreas Brüning, Fraunhofer, DE*

Date: Wednesday, 2 April 2025

Time: 14:00 - 15:30 CET

## FS04 Focus Session: Designing Secure Space Systems

Session chair: *Sebastian Steinhorst, TU Munich, DE*

Session co-chair: *Daniel Lüdtke, German Aerospace Center (DLR), DE*

Organisers: *Sebastian Steinhorst, TU Munich, DE, Michael Felderer, German Aerospace Center (DLR), DE*

As the scope of space exploration expands, the need for robust cybersecurity measures has become more urgent than ever. Nowadays, private companies are entering the space sector, leading to a big increase in satellite launches and space activities. While this expansion reduces launch costs, it also elevates the risk of cyber threats. Historically, cybersecurity in space has been overlooked, leaving critical vulnerabilities exposed. This hot-topic session will bring together four experts from industry, government, and research to tackle the critical challenges and explore innovative solutions in building a secure space ecosystem.

### FS04.1 Offensive security testing for space systems

*Milenko Starcik, VisionSpace Technologies GmbH, DE*

**Abstract:** Space missions, especially commercial space systems, are targeted by state-backed Advanced Persistent Threat (APT) actors since they increasingly share capacity between government and private users. The attacks often exploit legacy hardware, software, and outdated protocols. Legacy system vulnerabilities and the effects of the COVID-19 pandemic have further exposed space systems to potential exploitation. Recently, there have been incidents, such as attacks on satellite terminals with the widespread impact of the 2022 ViaSat incident, showing how legacy systems have led to a security breach. While the space systems community has a strong safety and test engineering history, security validation is often neglected. Our security research on currently used space protocols, mission control software, and spacecraft onboard software frameworks shows that security measures are still not applied throughout the space mission life cycle.

### FS04.2 Locking your door does not make you secure at home, similarly your satellite!

*Zain Hammadeh, German Aerospace Center (DLR), DE*


**Abstract:** Securing the link between the ground segment and the satellite is essential to protect the satellite from cyber-attacks. Solutions including end-to-end encryption can help avoid attacks like spoofing and reply attacks. However, developers of on-board software should not assume that a satellite environment is secure, especially in an era where a satellite will serve as an execution service for 3rd party software, which can be malicious. Efficient intrusion detection systems (IDS) are essential for monitoring network traffic and system behavior to identify malicious activities in real-time. Additionally, an effective intrusion response mechanism must be in place to ensure

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

that the satellite can continue functioning even under attack. This requires a fail-operational mode that guarantees essential systems remain operational while isolating and neutralizing compromised components. Given the constraints on computational resources in space systems, these security solutions must be optimized for low-latency response and minimal resource consumption, all while ensuring high reliability and resilience against evolving cyber threats.

## FS04.3 Security engineering (not just) for space

*Stefan Langhamme, OHB Digital Connect GmbH, DE*

**Abstract:** As space exploration advances and the commercialization of space technologies grows, the security of space assets has become a critical concern. In a related trend the use of "off the shelf" hard- and software facilitates the commercial use of space, but also creates new attack surfaces. This creates a need for off the shelf solutions for security risks. And while a lot of very good solutions exist, experience shows that adding "security" to a system does not automatically lead to an increase in security. This was just recently demonstrated by the global IT outage caused by the CrowdStrike security software. What is needed is the integration of cybersecurity into the engineering lifecycle. In this talk we will investigate ways in which the diverse field of cybersecurity - ranging from organisational and management questions to deeply technical topics – can be integrated into the engineering lifecycle of space systems. The underlying aim is improving the security stance of the system without adding new problems or unnecessary complexity. Key areas covered include threat modelling, risk assessment, secure software and hardware design, encryption, and response strategies. Our aim is to deepen the listeners understanding of what security is, how to achieve it and how to learn from mistakes made in "non-space" IT systems.

## FS04.4 A joint effort: standardization of cybersecurity in space

*Florian Göhler, Germany's Federal Office for Information Security (BSI), DE*

**Abstract:** Cybersecurity should be an integrated part of every space mission, and security aspects need to be considered throughout all phases of a project. However, there is a lack of universally applicable security standards that address cyberthreats in space, as existing security standards often miss security measures against space-specific threats. Especially small institutions, start-ups, and research facilities suffer from this lack of guidance, but the issue is also pressing for established industry stakeholders. To overcome this situation, the German Federal Office for Information Security founded an expert group for cybersecurity in space that invites experts from governmental institutions, industry, and academics to work together on standardization and regulation. In a joint effort and based on existing standards, the expert group developed multiple documents that aim to mitigate cyberthreats on space and ground segments. These guidelines focus on every life cycle phase of a space mission, and they are adaptable to the scope and complexity of any given project. Furthermore, the expert group aims to identify emerging new technologies and regulations that may impact cybersecurity in space. These efforts also take international developments into account.

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## DATE 2025 PhD Forum

**Date:** Monday, 31 March 2025

**Time:** 18:30 - 20:00 CET

The PhD Forum is a poster session hosted by EDAA, ACM SIGDA, and IEEE CEDA for PhD students who have completed their Ph.D. thesis within the last 12 months or are close to completing their thesis work. It represents an excellent opportunity for them to get feedback on their research and for the industry to get a glance at the state-of-the-art in system design and design automation.

### Admitted Presentations

#### ADAPTIVE HARDWARE FOR ENERGY-EFFICIENT FPGA-BASED DATA CENTERS

*Mattia Tibaldi, Politecnico di Milano, IT*

#### SAFETY CONCEPT OF HIGHLY AUTOMATED DRIVING FOR A TRANSVERSE GUIDANCE SYSTEM

*Marzana Khatun, University of Ulm, DE*

#### DETECTION AND REPAIR OF DEFECTS IN RTL CODE USING STATIC ANALYSIS AND GENERATIVE AI

*Baleegh Ahmad, New York University, US*

#### LOW-POWER TIME-DOMAIN HARDWARE ACCELERATOR FOR EDGE COMPUTING

*Jie Lou and Tobias Gemmeke, RWTH Aachen University, DE*

#### SIMULATION TECHNIQUES FOR RAPID SOFTWARE DEVELOPMENT AND VALIDATION

*Mohammadreza Amel Solouki and Massimo Violante, Politecnico di Torino, IT*

#### SOFTWARE AND HARDWARE CO-OPTIMIZATION FOR GRAPH NEURAL NETWORKS ON FPGA

*Ruiqi Chen<sup>1</sup>, Kun Wang<sup>2</sup> and Bruno da Silva<sup>1</sup>, <sup>1</sup>Vrije Universiteit Brussel, BE; <sup>2</sup>Fudan University, CN*

#### SEMI-TENSOR PRODUCT OF MATRICES AND ITS APPLICATION IN LOGIC SYNTHESIS

*Hongyang Pan<sup>1</sup>, Zhufei Chu<sup>2</sup> and Fan Yang<sup>1</sup>, <sup>1</sup>Fudan University, CN; <sup>2</sup>Ningbo University, CN*

#### EXPLORING LAYER-FUSED MAPPING OF DNNs ON HETEROGENEOUS DATAFLOW ACCELERATORS

*Arne Symons<sup>1</sup> and Marian Verhelst<sup>2</sup>, <sup>1</sup>MICAS, KU Leuven, BE; <sup>2</sup>KU Leuven, BE*

#### INVESTIGATING SECURITY ISSUES IN PROGRAMMABLE LOGIC CONTROLLERS AND RELATED PROTOCOLS


*Wael Alsabbagh, IHP – Leibniz Institute for High Performance Microelectronics, DE*

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## SECURE AND SCALABLE HARDWARE FOR POST-QUANTUM CRYPTOGRAPHY AND FULLY HOMOMORPHIC ENCRYPTION

Aikata Aikata, TU Graz, AT

## LEARNING-BASED METHODS FOR ENABLING ON-EDGE, ACCURATE, SUSTAINABLE, AND HUMAN-CENTERED INTELLIGENT MANUFACTURING

Luigi Capogrosso, Marco Cristani and Franco Fummi, Università di Verona, IT

## HIGH-DENSITY AND RELIABLE COMPUTE-IN-MEMORY CIRCUITS AND ARCHITECTURES FOR BIG DATA PROCESSING

Hongtao Zhong and Xueqing Li, Tsinghua University, CN

## HARDWARE RELIABILITY ASSESSMENT AND ENHANCEMENT FOR DEEP NEURAL NETWORKS

Mohammad Hasan Ahmadiivani, Tallinn University of Tehnology, EE

## TOWARD RELIABLE AI ACCELERATORS

Eleonora Vacca and Luca Sterpone, Politecnico di Torino, IT

## DESIGN AND SIMULATION OF ATOMIC-SCALE COMPUTING: BRIDGING COMPUTER SCIENCE, ELECTRICAL ENGINEERING, AND PHYSICS

Jan Drewniok and Robert Wille, TU Munich, DE

## LEARNING-BASED ANALOG ICS LAYOUT AUTOMATION

Davide Basso, University of Trieste, IT

## PHYSICAL DESIGN FOR FIELD-COUPLED NANOCOMPETING

Simon Hofmann and Robert Wille, TU Munich, DE

## TOWARDS SOUND AND COMPLETE ANALYSIS OF INTEGRATED CIRCUITS AT TRANSISTOR-LEVEL

Oussama Oulkaid<sup>1,2</sup>, Matthieu Moy<sup>2</sup>, Pascal Raymond<sup>2</sup>, Bruno Ferres<sup>2</sup> and Mehdi Khosravian<sup>3</sup>, <sup>1</sup>University Lyon, EnsL, UCBL, CNRS, Inria; <sup>2</sup>FR - University Grenoble Alpes, CNRS, Grenoble INP, VERIMAG, FR; <sup>3</sup>Aniah, FR

## FULL-STACK SYSTEM DESIGN AND PROTOTYPING FOR PRACTICAL PHOTONIC-ELECTRONIC NEUROCOMPETING

Yinyi Liu, The Hong Kong University of Science and Technology, HK

## DYNAMIC MEMORY MANAGEMENT OPTIMIZATIONS OVER HETEROGENEOUS MEMORY SYSTEMS

Manolis Katsaragakis<sup>1</sup>, Francky Catthoor<sup>2</sup> and Dimitrios Soudris<sup>1</sup>, <sup>1</sup>National TU Athens, GR; <sup>2</sup>IMEC, BE

## SYSTEM-LEVEL DESIGN IN THE ERA OF BRAIN-COMPUTER INTERFACES


Guy Eichler and Luca Carloni, Columbia University, US

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## ML-BASED RESOURCE MANAGEMENT OF RECONFIGURABLE SYSTEMS IN THE CLOUD-EDGE CONTINUUM

Juan Encinas<sup>1</sup>, Alfonso Rodríguez<sup>1</sup> and Andres Otero<sup>2</sup>, <sup>1</sup>UPM, ES; <sup>2</sup>Universidad Politecnica de Madrid, ES

## POWER, PERFORMANCE, AND THERMAL TRADE-OFFS IN MANYCORE ARCHITECTURES

Gaurav Narang, Washington State University, US

## SOLVING COMBINATORIAL OPTIMIZATION PROBLEMS IN CAD WITH RRAM-BASED UNIVERSAL ISING MACHINE

Wenshuo Yue and Bonan Yan, Peking University, CN

## ACTIVE ROOT-OF-TRUST ARCHITECTURES FOR LOW-END EMBEDDED SYSTEMS

Youngil Kim, University of California, Irvine, US

## SYSTEMATIC DESIGN AND EFFICIENT AUTOMATED IMPLEMENTATION OF LOGIC LOCKING

Akashdeep Saha<sup>1</sup>, Debdeep Mukhopadhyay<sup>2</sup> and Rajat Subhra Chakraborty<sup>2</sup>, <sup>1</sup>New York University Abu Dhabi, AE; <sup>2</sup>IIT Kharagpur, IN

## AGING PHENOMENA IN DIGITAL CIRCUITS: CHARACTERIZATION, MITIGATION AND EXPLOITATION

Andres Santana Andreo, Rafael Castro Lopez, Elisenda Roca and Francisco Fernandez, Instituto de Microelectrónica de Sevilla, IMSE, CNM (CSIC, Universidad de Sevilla), ES

## DIGITAL TWINS IN AIRCRAFT: MERGING CYBER-PHYSICAL SYSTEM AND HUMAN DECISION-MAKING

Francesco Biondani and Franco Fummi, Università di Verona, IT

## FAULTY BEHAVIORS SIMULATION IN INDUSTRIAL CYBER-PHYSICAL SYSTEMS FOR SAFETY ANALYSIS

Francesco Tosoni, Università di Verona, IT

## HIGH-PERFORMANCE AND FLEXIBLE HARDWARE ARCHITECTURES FOR FPGA-BASED SMARTNICS

Klajd Zyla and Andreas Herkersdorf, TU Munich, DE

## THE ACCELERATION OF GAUSSIAN BELIEF PROPAGATION USING RECONFIGURABLE HARDWARE

Omar Sharif, Imperial College London, GB

## DOMAIN-SPECIFIC BENCHMARKS AND ARCHITECTURES FOR APPLICATIONS USING GRAPH-BASED DATA

Andrew McCrabb and Valeria Bertacco, University of Michigan, US

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## TOWARDS PERSONALIZED AI HEALTHCARE BACKED BY EMERGING TECHNOLOGIES

*Ruiyang Qin and Yiyu Shi, University of Notre Dame, US*

## ENERGY-EFFICIENT MIXED-SIGNAL IN-SENSOR AND IN-MEMORY COMPUTING

*Md Abdullah-Al Kaiser and Akhilesh Jaiswal, University of Wisconsin-Madison, US*

## PRINTED NEUROMORPHIC COMPUTING FOR ULTRA-RESOURCE-CONSTRAINED EDGE INTELLIGENCE

*Priyanjana Pal and Mehdi Tahoori, Karlsruhe Institute of Technology, DE*

## ENERGY-EFFICIENT ACCELERATORS FOR ML APPLICATIONS WITH IMPROVED RRAM DEVICE LIFETIME

*Neethu K<sup>1</sup>, Rekha James<sup>1</sup> and Sumit Mandal<sup>2</sup>. <sup>1</sup>School of Engineering, Cochin University of Science and Technology, IN; <sup>2</sup>Indian Institute of Science, IN*

## IMPLEMENTATION AND EVALUATION OF DIFFERENT STRATEGIES OF COUNTERMEASURES TO PROTECT A RISC-V CORE AGAINST BOTH SOFTWARE AND PHYSICAL ATTACKS

*William Pensec<sup>1</sup>, Vianney Lapotre<sup>1</sup> and Guy Gogniat<sup>2</sup>, <sup>1</sup>Université Bretagne Sud, Lab-STICC, FR; <sup>2</sup>Université Bretagne Sud, FR*

## SUPPORTING END USERS IN IMPLEMENTING QUANTUM COMPUTING APPLICATIONS

*Nils Quetschlich and Robert Wille, TU Munich, DE*

## FAULT-TOLERANT CNN ACCELERATOR WITH RECONFIGURABLE CAPABILITIES

*Rizwan Tariq Syed and Milos Krstic, Leibniz-Institut für innovative Mikroelektronik, DE*

## CONQUERING TIMING UNPREDICTABILITY IN HIGH-LEVEL SYNTHESIS

*Carmine Rizzi and Lana Josipovic, ETH Zurich, CH*

## DEEP LEARNING MODELS OPTIMIZATIONS FOR REAL-TIME INTELLIGENT VIDEO ANALYTICS

*Michele Boldo and Nicola Bombieri, Università di Verona, IT*

## COLLECTIVE METHODOLOGIES FOR EFFICIENT HIGH-LEVEL SYNTHESIS

*Aggelos Ferikoglou<sup>1</sup>, Sotirios Xydis<sup>1</sup> and Dimitrios Soudris<sup>2</sup>, <sup>1</sup>National TU Athens, GR; <sup>2</sup>National Technical University of Athens, GR*

## OPTIMIZATION OF A REMOTE MONITORING PLATFORM FOR EDGE DEVICES


*Mirco De Marchi and Nicola Bombieri, Università di Verona, IT*

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## A DESIGN SPACE EXPLORATION FRAMEWORK FOR DNN COMPRESSION USING LOW RANK FACTORIZATION

Milad Kokhazadeh<sup>1</sup>, Georgios Keramidas<sup>1,2</sup> and Vasilios Kelefouras<sup>3</sup>

<sup>1</sup>Aristotle University of Thessaloniki, GR; <sup>2</sup>Think Silicon S.A., GR; <sup>3</sup>University of Plymouth, GB

## POWER-EFFICIENT APPROXIMATE 4:2 COMPRESSORS FOR IMAGE MULTIPLICATION AND NEURAL NETWORKS

Vinicio Zanandrea and Cristina Meinhardt, Federal University of Santa Catarina, BR

## HARDWARE CNN ACCELERATOR DESIGNS CONFIGURED WITH STATISTICALLY ERROR VARIANT APPROXIMATE MULTIPLIERS

Bindu G Gowda and Madhav Rao, International Institute of Information Technology, Bangalore, IN

## SECURING THE TEST INFRASTRUCTURE OF SOCS

Anjum Riaz and Satyadev Ahlawat, IIT Jammu, IN

## OPEN-SOURCE DESIGN OF A LOW-POWER SNN HARDWARE ACCELERATOR FOR EDGE AI

Luca Martis and Paolo Meloni, Università degli Studi di Cagliari, IT

## A PROPOSED EDA FLOW FOR ITERATIVE HARDWARE/RESILIENCE CO-DESIGN

Peer Adelt<sup>1</sup> and Achim Rettberg<sup>2</sup>, <sup>1</sup>Hamm-Lippstadt University of Applied Sciences, DE; <sup>2</sup>Carl von Ossietzky University Oldenburg, DE

## DESIGN AND APPLICATIONS OF SIMULATED BIFURCATION ISING MACHINES

Tingting Zhang<sup>1</sup> and Jie Han<sup>2</sup>, <sup>1</sup>McGill University, CA; <sup>2</sup>University of Alberta, CA

## COMPUTATION-IN-MEMORY BASED EDGE-AI FOR HEALTHCARE: A CROSS-LAYER APPROACH

Sumit Diware and Rajendra Bishnoi, TU Delft, NL

## OPTIMIZING LEARNING THROUGH CO-DESIGN IN NEUROMORPHIC COMPUTING

Lakshmi Varshika M and Anup Das, Drexel University, US

## FAULT-TOLERANT TECHNIQUES FOR EMERGING NON-VOLATILE MEMORIES AND NEUROMORPHIC COMPUTING SYSTEMS

Surendra Hemaram, Karlsruhe Institute of Technology, DE

## IMPROVING THE EFFICIENCY AND SECURITY OF FULLY HOMOMORPHIC MACHINE LEARNING AS A SERVICE


Lars Folkerts, University of Delaware, US

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## OPTIMIZING CONVOLUTIONAL WEIGHT MAPPING FOR ENERGY-EFFICIENT IN-MEMORY CNN INFERENCE

*Johnny Rhe and Jong Hwan Ko, Sungkyunkwan University, KR*

## LEARN TO FLY: ENABLING DEEP LEARNING BASED PERCEPTION & CONTROL FOR AERIAL ROBOTS

*Veera Venkata Ram Murali Krishna Rao Muvva, University of Nebraska Lincoln, US*

## PERFORMANCE AND ENERGY EFFICIENT SECURE COMPUTING ON EDGE DEVICES

*Ismet Dagli and Mehmet Belviranli, Colorado School of Mines, US*

## ENHANCING QUANTUM CLOUD PERFORMANCE THROUGH ADVANCED TECHNIQUES

*Tingting Li<sup>1</sup>, Jianwei Yin<sup>2</sup> and Liqiang Lu<sup>1</sup>, <sup>1</sup>Zhejiang University, CN; <sup>2</sup>Zhejiang University, CN*

## EFFICIENT REFINEMENT OF HUMAN POSE ESTIMATION FOR INDUSTRY 5.0

*Enrico Martini and Nicola Bombieri, Università di Verona, IT*

## LATTICE-BASED CRYPTOGRAPHY: BEYOND NIST STANDARDIZATION

*Suparna Kundu<sup>1</sup>, Ingrid Verbauwhede<sup>2</sup> and Angshuman Karmakar<sup>3</sup>, <sup>1</sup>COSIC, KU Leuven, BE; <sup>2</sup>KU Leuven, BE; <sup>3</sup>IIT Kanpur, IN*

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## DATE 2025 MEDIA PARTNERS


Status: 07 March 2025



EDACAFÉ



Main Menu  
Conference  
Sessions  
Authors



# Conference Information

DATE  
2025

## Keynotes

### DATE 2025 Opening Keynotes

Date: Monday, 31 March 2025

Time: 09:00 - 09:45 CET

**Opening Keynote 1: Towards greener electronics and a 1000x gain in energy efficiency: co-optimizing innovative IC architectures, disruptive CMOS technologies and new EDA tools.**

*Jean-René Lèquepeys (CEA-Leti, FR)*

*Abstract : Semiconductors and chips are ever-present in our current digital world. From smart sensors and the industrial Internet of Things to Digital Cities, personalized Medicine, Precision Agriculture, Vehicle Automation, and Cloud & High Performance Computing, semiconductor applications cover a very wide spectrum of society's needs. However, global warming is highlighting the social and environmental impact of the digital transition, and the complex trade-offs and choices that lie ahead if we are to build a sustainable world. How do we pursue digitalization taking into account a limited power budget and the planetary limits? How do we make greener choices in the face of ever-increasing/aggressive competition? How do we choose the right digital performance for each application instead of a one-size-fits-all scenario, with a best performance for all approach? The semiconductor ecosystem is indeed facing a difficult dilemma with complex key tradeoffs.*

*With these stakes clearly in mind, the semiconductor community is performing disruptive research to provide greener electronics, able to attain very large gains in energy efficiency and just the right performance for each application. With the help of AI-boosted design methodologies and CAD tools, we have set out to co-optimize innovative CMOS technologies, disruptive chip architectures, computing models with new algorithms for embedded software.*

*This paper will provide an overview of the global semiconductor landscape and the challenge of mastering the data deluge for the entire semiconductor ecosystem. In order to face this challenge, we must all work together to reduce the collection, transport and storage of fruitless data.*

*This keynote will spend some time describing recent results from CEA-Leti and CEA-List's research on sustainable and greener technologies.*

*To conclude, I will present an overview of the European Chips Act initiative, with the launch of the pilot lines, the Design Platforms and Competence Centers, a pan-European program that will be driving key milestones in the next five years to accelerate the accomplishment of our common goal of a sustainable and sovereign digital Europe.*

Main Menu

Conference

Sessions

Authors



# Conference Information

Date: Monday, 31 March 2025

Time: 09:45 - 10:30 CET

## Opening Keynote 2: A Vision of Systems and Technology in a Connected Europe

*Giovanni de Micheli, EPFL, Switzerland*

Abstract: The unprecedented growth of electronic system applications, from AI to smart products, creates both a huge market opportunity and a deep need for talented engineers. Europe will play a dominant role in the thirties if we (i.e., our community) can set up the premises for such a technology expansion now. Whereas the European Chip Act is an important enabler, finance represents only one of the necessary conditions for success. The key aspect is the ability to leverage diverse competences and connect the partially-untapped energies of the various European players, ranging from Industry to Academia.

Europe's strength stems from diversity and the ability to design complex systems from parts, possibly coming from various sources. The 'value added' comes from the engineers who can create functionality and services, and who can adapt it to a diverse market of consumers. Yet I argue that this precious resource, the human capital represented by engineers and technologists, is too scarce and its limitation in size is a main handicap for creating a strong market of intelligent products and services. Education of engineers has to evolve and concentrate on the broader issue of system problem solving based on a deep understanding of technology. Industry has to join forces with academia by sharing knowledge and objectives and by creating a strong enthusiasm for engineering.

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## DATE 2025 Lunchtime Keynotes

Date: Monday, 31 March 2025

Time: 13:15 - 14:00 CET

### IEEE CEDA Lunchtime Panel: on the occasion of CEDA 20<sup>th</sup> anniversary: Electronic Design Automation: the past and the future

*Georges Gielen (moderator), David Atienza, Luca Benini, Valeria Bertacco*

Abstract: In celebration of IEEE CEDA's 20th anniversary, this panel discusses the role of electronic design automation (EDA) in designing today's multi-billion-transistor chips. With CMOS technology scaling approaching the range of a few nanometer and chips going 3D, what design techniques and tools will be needed to design these future integrated systems? Or will other technologies pop up and dominate? Where are the challenges? Who will provide the solutions? Will it be open source?

Join us for this special IEEE CEDA anniversary panel to discuss these questions and share your insights.

Date: Tuesday, 1 April 2025

Time: 13:15 - 14:00 CET

### ASD Lunchtime Keynote: AI/ML at the Forefront of Semiconductor Evolution: Enhancing Design, Efficiency, and Performance

*Yankin Tanurhan, Synopsis, United States*

Abstract: As artificial intelligence (AI) and machine learning (ML) drive innovation, their impact on the semiconductor market is transformative. This keynote will explore the latest AI/ML trends and their implications for SoC designs targeting high-performance compute, edge AI, and IoT applications. The presentation will cover AI/ML's role in developing next-generation semiconductor designs, including how AI/ML algorithms are incorporated into EDA tools to optimize chip design and enable efficient verification and manufacturing. Emerging AI/ML trends driving requirements for advanced neural processing units (NPU) will be explored, including generative AI applications like large language models and text-to-image generators. Finally, the role of transformer-based neural networks in implementing energy-efficient SoCs will be discussed.

Main Menu

Conference

Sessions

Authors



# Conference Information

Date: Wednesday, 2 April 2025

Time: 13:15 - 14:00 CET

## Special Day Emerging Computing Paradigms Lunchtime Keynote: Neuromorphic Computing at Cloud Level

*Christian Mayr, TU Dresden, Germany*

Abstract: AI is having an increasingly large impact on our daily lives. However, current AI hardware and algorithms are still only partially inspired by the major blueprint for AI, i.e. the human brain. In particular, even the best AI hardware is still far away from the 20W power consumption, the low latency and the unprecedented large scale, high-throughput processing offered by the human brain.

In this talk, I will describe our bio-inspired AI hardware, in particular our award-winning SpiNNaker2 system, which achieves a unique fusion of GPU, CPU, neuromorphic and probabilistic components. It takes inspiration from biology not just at the single-neuron level like current neuromorphic chips, but throughout all architectural levels.

On the algorithm front, I will give examples on how to use general neurobiological computing principles (hierarchy, asynchrony, dynamic sparsity and distance-dependent topologies/hierarchical computing) to reframe conventional AI algorithms, usually achieving an order of magnitude improvement in energy-delay product.

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

## About DATE

DATE is a leading international event providing unique networking opportunities, bringing together designers and design automation users, researchers and vendors, as well as specialists in hardware and software design, test and manufacturing of electronic circuits and systems.

**The DATE 2025 conference, which is in its 28<sup>th</sup> edition, will be held at the Centre de Congrès de Lyon, France, from 31 March to 2 April 2025, and will be chaired by Aida Todri-Sanial, Eindhoven University of Technology, NL.**

DATE 2025 offers an intensive three-day format, focussing on interaction and further strengthening of our already tight-knit community. The vast majority of regular papers will be presented in technical sessions using short flash-presentations, where the emphasis is on embedded poster-supported live interactions (in addition to common full-length presentation videos available before, during and after the conference). By using this format, we make sure that the attendees can actually spend their time doing what conferences are truly about: meeting, discussing and exchanging ideas.

Besides a record number of technical paper presentations, this year's DATE programme includes a large variety of other interesting events: Focus sessions on hot topics, Late Breaking Results sessions on breakthrough approaches and new research directions, Unplugged sessions with discussions around the "unconventional computing" theme, embedded workshops as well as embedded tutorials, multi-partner project sessions, and the Young People Programme to support PhD students with their career development including HackTheSilicon DATE and SoC Lab half-day events. Moreover, the programme also features the by now traditional Special Initiative on Autonomous Systems Design as well as two Special Days with, respectively, "Emerging Computing Paradigms" and "AI and ML Trends" as themes.

Lyon, France's third-largest city, is a captivating blend of history and modernity nestled at the confluence of the Rhône and Saône rivers. With a rich heritage dating back to Roman times, Lyon boasts an impressive array of architectural styles, from ancient Roman ruins to Renaissance-era traboules, the iconic Basilique Notre-Dame de Fourvière and contemporary designs in the Confluence district. The city is renowned for its gastronomic excellence, earning the title of the capital of French cuisine. With over 4000 restaurants ranging from traditional bouchons to Michelin-starred establishments, Lyon continues to innovate and redefine culinary tastes. Lyon's cultural scene is vibrant and diverse, featuring numerous museums, including the Lumière Museum, which celebrates the city's role in the birth of cinema. The city hosts various events throughout the year, such as the Biennial Contemporary Art and Dance festivals.


At the heart of Lyon's business and event hosting capabilities lies the Lyon Convention Centre, located in the Cité Internationale district. This prestigious venue, designed by renowned architect Renzo Piano, offers 24000m<sup>2</sup> of modular space, including three auditoriums with capacities of 300, 900, and 3000 seats. The centre also features

Main Menu

Conference

Sessions

Authors



# Conference Information

35 meeting rooms accommodating between 50 and 450 people, and a versatile 8400m<sup>2</sup> space perfect for various events. The Lyon Convention Centre's standout feature is its unique L'Amphithéâtre 3000, inspired by ancient Gallo-Roman constructions, featuring a 180° semi-circular hall opening onto the stage area. This world-class facility hosts over 200 events annually, including major international conferences such as DATE.


Lyon's prowess in business tourism is evident in its rankings. In 2024, it was ranked as the second French destination and 30<sup>th</sup> worldwide for congress organization by the International Congress & Convention Association. The city's commitment to responsible tourism also earned it the 15th position globally in the Global Destination Sustainability Index. As Lyon prepares to celebrate the 130<sup>th</sup> anniversary of the world's first film shot in the city in 2025, it continues to attract global attention. Condé Nast Traveler has selected Lyon as one of the must-visit European cities for 2025, further cementing its status as a leading destination for both leisure and business travellers.

*Join us in celebrating another exciting edition of the DATE conference – the top scientific event in Design, Automation, and Test of microelectronics and embedded systems for the academic and industrial research communities worldwide!*

Updated information about the conference is always available online at:

<https://www.date-conference.com/>

DATE  
2025



Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025



## Call for Papers

### Design, Automation and Test in Europe Conference The European Event for Electronic System Design & Test

#### Scope of the Event

The 29th DATE conference is the main European event bringing together designers and design automation users, researchers and vendors as well as specialists in hardware and software design, test and manufacturing of electronic circuits and systems. DATE puts strong emphasis on both technology and systems, covering ICs/SoCs, emerging technologies, embedded systems and embedded software.

#### Structure of the Event

The multi-day event consists of a conference with keynote talks, regular papers, panels, hot-topic sessions, tutorials, workshops, special focus days and a track for executives. The organisation of user group meetings, fringe meetings, a Young People Programme, vendor presentations and social events offers a wide variety of extra opportunities to meet and exchange information on relevant issues for the design automation, design and test communities. Special space will also be allocated for multi-partner innovative research projects to show their results. More details will be available on the DATE website: <http://www.date-conference.com>.

#### Areas of Interest

Within the scope of the conference, the main areas of interest are: design automation, design tools and hardware architectures for electronic and embedded systems; test and dependability at system, chip, circuit and device level for analogue and digital electronics; modelling, analysis, design and deployment of embedded software and cyber-physical systems; application design and industrial design experiences. Topics of interest include, but are not restricted to:


- Quantum Computing Solutions
- System-level design methodologies and high-level synthesis
- System simulation and validation
- Design and test for analogue and mixed-signal circuits and systems, and MEMS
- Design and test of hardware security primitives
- Design and test of secure systems
- Formal methods and verification
- Network on chip and on-chip communication
- Architectural and microarchitectural design
- Low-power, energy-efficient and thermal-aware design
- Approximate computing
- Reconfigurable systems
- Smart Society and Digital Wellness
- Secure Systems, Circuits and Architectures
- Autonomous Systems and Smart Industry
- Applications of Emerging Technologies
- Applications of Artificial Intelligence Systems
- Applications of Emerging Technologies
- Modelling and mitigation of defects, faults, variability, and reliability
- Test generation, test architectures, design for test, and diagnosis
- Dependability and system-level test
- Embedded software architecture, compilers and tool chains
- Real-time, dependable and privacy-enhanced systems

Main Menu

Conference

Sessions

Authors



# Conference Information

DATE  
2025

- Logical analysis and design
- Physical analysis and design
- Emerging design technologies for future computing
- Emerging design technologies for future memories
- Power-efficiency and Smart Energy Systems for Sustainable Computing
- Machine learning solutions for embedded and cyber-physical systems
- Design methodologies for machine learning architectures
- Design modelling and verification for embedded and cyber-physical systems

## Submission of Papers

All papers must be registered by mid-September 2025

### Chairs

*General Chair:*

Valeria Bertacco, University of Michigan, US  
Email: valeria@umich.edu

*Programme Chair:*

Alberto Bosio, Ecole Centrale de Lyon, FR  
Email: alberto.bosio@ec-lyon.fr

### Conference Organisation

c/o K.I.T. Group GmbH Dresden  
Bautzner Str. 117–119, 01099 Dresden, DE  
Phone: +49 351 65573-137  
E-mail: date@kitdresden.de

Main Menu

Conference

Sessions

Authors



# Conference


## Sessions

- Focus Session - Specifications Mining in a World of Generative AI: Extensions, Applications, and Pitfalls
- BPA Session 1
- Emerging Design Technologies for Future Computing
- Secure Systems, Circuits, and Architectures
- ASD Technical Session: Enhancing Dependability and Efficiency in Automotive and Autonomous Systems
- BPA Session 2
- Embedded Software Architecture, Compilers and Tool Chains
- ASD Focus Session: Cybersecurity Challenges of Autonomous Systems
- Focus Session - Design Automation for Physical Computing Systems
- BPA Session 3
- Emerging Design Technologies for Future Memories

Click on a session for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Conference

- System-Level Design Methodologies and High-Level Synthesis
- ASD Focus Session: Dynamic, Multi-Agent Sensing-to-Action Loops in Distributed Autonomous Edge Computing Systems: Opportunities and Challenges
- Focus Session - 3D Integration, Cryogenic Circuits and Superconducting Logic: Emerging Trends Shaping the Future of High-Performance Computing
- BPA Session 4
- Design Automation for Quantum Computing
- Applications of Emerging Technologies
- ASD Regular Session: Novel Safety Metrics, Adaptive Patterns for Resilience, and Legal Frameworks in Autonomous Systems Design
- Focus Session: Improving Chip Design Enablement for Universities in Europe
- Design Methodologies and Applications for Machine Learning
- Low-Power, Energy-Efficient and Thermal-Aware Design
- Applications of Artificial Intelligence Systems

Click on a session for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Conference

DATE  
2025

- Driving KDT JU Initiative towards the Chips Act Multi-Partner Projects
- ASD Focus Session: Teleoperation as a Step Towards Fully Autonomous Systems
- Focus Session - GenAI-Native EDA: Redefining Verification with Large Language Models
- Architectural and Microarchitectural Design - 1
- Smart and Autonomous Systems for a Smart World
- Focus Session - AI-Driven Design Evolution: Benchmarking and Infrastructure for the Next Era of Semiconductors and Photonics
- Embedded, Real-Time and Dependable Systems
- Architectural and Microarchitectural Design - 2
- Power and Energy Efficient Systems
- Design, Test, Modeling and Mitigation of Defects and Faults
- System Simulation and Validation

Click on a session for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Conference

DATE  
2025

- Machine Learning Solutions for Embedded and Cyber-Physical Systems
- Design and Test of Secure Systems
- Late Breaking Results on AI Algorithms And Architectures
- Physical Analysis and Design
- Design Methodologies for Machine Learning Architectures
- Design and Test of Hardware Security Primitives
- Reconfigurable Systems
- Multi-Partner Projects
- Focus Session - Designing Secure Space Systems
- Logical Analysis and Design
- Design and Test for Machine Learning and Machine Learning for Design and Test
- Design and Test for Analog and Mixed-Signal Circuits / Systems / MEMS
- Design for On-Chip Interconnects
- Test and Verification for Dependability

Click on a session for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Conference

- Approximate Computing Solutions
- System Level Design and Test, Modeling and Verification
- Emerging Design Technologies
- Late Breaking Results

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a session for a list of papers



# Papers by Session

## Focus Session - Specifications Mining in a World of Generative AI: Extensions, Applications, and Pitfalls

- Are LLMs Ready for Practical Adoption for Assertion Generation?

Vaishnavi Pulavarthi, Deeksha Nandal, Soham Dan, and Debjit Pal

- Security Assertions for Trusted Execution Environments

Hasini Witharana, Hansika Weerasena, and Prabhat Mishra


- A Baseline Framework for the Qualification of LTL Specification Miners

Samuele Germiniani, Daniele Nicoletti, and Graziano Pravadelli

- Specification Mining Facing Generative AI

Goerschwin Fey, Harry Foster, Tara Ghasempuri, Badri Gopalan, Jörg Müller, and Manish Pandey

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

®

Click on a title to see the paper



# Papers by Session

## BPA Session 1

- Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

Danielle Grey-Stewart, David Kong, Mariam Elgamal, Georgios Kyriazidis, Jalil Morris, and Gage Hills

- Compute-in-Memory Array Design using Stacked Hybrid IGZO/Si eDRAM Cells

Munhyeon Kim, Yulhwa Kim, and Jae-Joon Kim

- Timing-Driven Global Placement by Efficient Critical Path Extraction

Yunqi Shi, Siyuan Xu, Shixiong Kai, Xi Lin, Ke Xue, Mingxuan Yuan, and Chao Qian

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session

## Emerging Design Technologies for Future Computing

### Optimal Synthesis of Memristive Mixed-Mode Circuits

Ilia Polian, Xianyue Zhao, Li-Wei Chen, Felix Bayhurst, Ziang Chen, Heidemarie Schmidt, and Nan Du

### NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

Ruiyang Qin, Pengyu Ren, Zheyu Yan, Liu Liu, Dancheng Liu, Amir Nassereldine, Jinjun Xiong, Kai Ni, Sharon Hu, and Yiyu Shi

### PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits

Xiaohan Jiang, Yinyi Liu, Peiyu Chen, Wei Zhang, and Jiang Xu

### A System Level Performance Evaluation for Superconducting Digital Systems

Joyjit Kundu, Debjyoti Bhattacharjee, Nathan Josephsen, Ankit Pokhrel, Udara De Silva, Wenzhe Guo, Steven Van Winckel, Steven Brebels, Quentin Herr, Anna Herr, and Manu Perumkunnil

### Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines

Yongchao Liu, Lianlong Sun, Michael Huang, and Hui Wu

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- ❑ NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

Yayue Hou, Hsinyu Tsai, Kaoutar El Maghraoui, Tayfun Gokmen, Geoffrey W. Burr, and Liu Liu

- ❑ BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization

Pingchuan Ma, Zhengqi Gao, Amir Begovic, Meng Zhang, Haoyu Yang, Haoxing Ren, Rena Huang, Duane S. Boning, and Jiaqi Gu

- ❑ BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

Nezam Rohbani, Mohammad Arman Soleimani, Behzad Salami, Osman Unsal, Adrian Cristal Kestelman, and Hamid Sarbazi-Azad

- ❑ DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs


Tianyi Yu, Zhonghao Chen, Yiming Chen, Shuang Wang, Yongpan Liu, Huazhong Yang, and Xueqing Li

- ❑ Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing

Weikai Xu, Meng Li, Qianqian Huang, and Ru Huang

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

- GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture

Lunshuai Pan, Shiqing Wang, Pushen Zuo, and Zhong Sun

- SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture

Yanfeng Yang, Yi Zou, Zhibiao Xue, and Liuyang Zhang

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Secure Systems, Circuits, and Architectures

- ❑ FlexENM: A Flexible Encrypting-Near-Memory with Refresh-Less eDRAM-Based Multi-Mode AES  
Hyunseob Shin and Jaeha Kung
- ❑ Pasta on Edge: Cryptoprocessor for Hybrid Homomorphic Encryption  
Aikata Aikata, Daniel Sanz Sobrino, and Sujoy Sinha Roy
- ❑ Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT  
Joan Bushi, Alberto Battistello, Guido Bertoni, and Vittorio Zaccaria
- ❑ Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption  
Yujin Nam, Abhishek Moitra, Yeshwanth Venkatesha, Xiaofan Yu, Gabrielle De Micheli, Xuan Wang, Minxuan Zhou, Augusto Vega, Priyadarshini Panda, and Tajana Rosing
- ❑ Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress  
Ranyang Zhou, Jacqueline T. Liu, Sabbir Ahmed, Shaahin Angizi, and Adnan Siraj Rakin
- ❑ Coala: Coalescion-Based Acceleration of Polynomial Multiplication for GPU Execution  
Homer Gamil, Oleg Mazonka, and Michail Maniatakos

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

DATE  
2025

- ❑ HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler  
Weidong Yang, Shuya Ji, Jianfei Jiang, Naifeng Jing, Qin Wang, Zhigang Mao, and Weiguang Sheng
- ❑ A Unified Vector Processing Unit for Fully Homomorphic Encryption  
Jiangbin Dong, Xinhua Chen, and Mingyu Gao
- ❑ Testing Robustness of Homomorphically Encrypted Split Model LLMs  
Lars Wolfgang Folkerts and Nektarios Georgios Tsoutsos
- ❑ TARN: Trust Aware Routing To Enhance Security In 3D Network-on-Chips  
Hasin Ishraq Reefat, Alec Aversa, Ioannis Savidis, and Naghmeh Karimi
- ❑ C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems  
Myeongjae Jang, Jesung Kim, Haejin Nam, Sihyun Kim, and Soontae Kim
- ❑ A DRAM-Based Processing-in-Memory Accelerator for Privacy-Protecting Machine Learning  
Bokyung Kim

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## ASD Technical Session: Enhancing Dependability and Efficiency in Automotive and Autonomous Systems

### Modeling the SL-LET Paradigm in AUTOSAR Adaptive

Davide Bellassai, Gerlando Sciangula, Claudio Scordino, Daniel Casini, and Alessandro Biondi


### Generating and Predicting Output Perturbations in Image Segmenters

Matthew Bozoukov, Nguyen Anh Vu Doan, and Bryan Donyanavard

### UPAQ: A Framework for Real-Time and Energy-Efficient 3D Object Detection in Autonomous Vehicles

Abhishek Balasubramaniam, Febin P. Sunny, and Sudeep Pasricha

DATE  
2025



Main Menu

Conference

Sessions

Authors



Click on a title to see the paper



# Papers by Session

## BPA Session 2

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

Junyao Zhang, Guanglei Zhou, Feng Cheng, Jonathan Ku, Qi Ding, Jiaqi Gu, Hanrui Wang, Hai "Helen" Li, and Yiran Chen

- ❑ RVEBS: Event-Based Sampling on RISC-V

Tiago Rocha, Nuno Neves, Nuno Roma, Pedro Tomás, and Leonel Sousa

- ❑ XRAY: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects

Melisande Zonta, Nora Hinderling, and Shweta Shinde

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Embedded Software Architecture, Compilers and Tool Chains

- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes**  
Bo Ding, Wei Tong, Yu Hua, Yuchong Hu, Dong Huang, Qiankun Liu, Zhangyu Chen, Xueliang Wei, and Dan Feng
- EILID: Execution Integrity for Low-End IoT Devices**  
Sashidhar Jakkamsetti, Youngil Kim, Andrew Searles, and Gene Tsudik
- Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network**  
Yunhao Dong, Zhaoyu Zhong, Yi Wang, Chenlin Ma, and Tianyu Wang
- LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference**  
Jianing Zheng and Gang Chen
- RemapCom: Optimizing Compaction Performance of LSM Trees via Data Block Remapping in SSDs**  
Yi Fan, Yajuan Du, and Sam H. Noh
- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage**  
Zelin Du, Kecheng Huang, Tianyu Wang, Xin Yao, Renhai Chen, and Zili Shao

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- ❑ ConZone: A Zoned Flash Storage Emulator for Consumer Devices  
Dingcui Yu, Jialin Liu, Yumiao Zhao, Wentong Li, Ziang Huang, Zonghuan Yan, Mengyang Ma, and Liang Shi
- ❑ A Hardware-Assisted Approach for Non-Invasive and Fine-Grained Memory Power Management in MCUs  
Michael Kuhn, Patrick Schmid, and Oliver Bringmann
- ❑ TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation  
Yiming Ma, Chaoyao Shen, Linfeng Jiang, Tao Xu, and Meng Zhang
- ❑ DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms  
Louis Morge-Rollet, Camélia Slimani, Laurent Lemarchand, Frédéric Le Roy, David Espes, and Jalil Boukhobza
- ❑ One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs  
Shaoqi Li, Tianyu Wang, Yongbiao Zhu, Chenlin Ma, Yi Wang, Zhaoyan Shen, and Zili Shao

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper




# Papers by Session

## ASD Focus Session: Cybersecurity Challenges of Autonomous Systems

### Cybersecurity Challenges of Autonomous Systems

Mohammad Hamad, Christian Prehofer, Mikael Asplund, Tobias Löhr, Lucas Bublitz, Alexander Zeh, Mridula Singh, and Sebastian Steinhorst

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Focus Session - Design Automation for Physical Computing Systems

- ❑ ASHES 1.5: Analog Computing Synthesis for FPAAs and ASICs

Afolabi Ige and Jennifer Hasler

- ❑ ChemComp: Compiling and Computing with Chemical Reaction Networks

Nicolas Bohm Agostini, Connah G. M. Johnson, William R. Cannon, and Antonino Tumeo

- ❑ Exploring Dendritic Computation in Bio-Inspired Architectures for Dynamic Programming

Anup Das

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## BPA Session 3

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

Alessandra Dolmeta, Stefano Di Matteo, Emanuele Valea, Mikael Carmona, Antoine Loiseau, Maurizio Martina, and Guido Masera


- A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

Prashanth Mohan, Siddharth Das, Oguz Atli, Josh Joffrion, and Ken Mai

- ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering

Lizi Zhang, Azadeh Davoodi, and Rasit Onur Topaloglu

DATE  
2025



Click on a title to see the paper



# Papers by Session

## Emerging Design Technologies for Future Memories

- ❑ GLEAM: Graph-Based Learning through Efficient Aggregation in Memory  
Andrew McCrabb, Iiris Raymond, and Valeria Bertacco
- ❑ PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM  
Wenqing Wang, Ziming Chen, Quan Deng, and Liang Fang
- ❑ An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time  
Inhwan Lee, Jehun Lee, Jaeyong Jang, and Jae-Joon Kim
- ❑ A Two-Level SLC Cache Hierarchy for Hybrid SSDs  
Li Cai, Zhibing Sha, Jun Li, Jiaoqiao Wu, Huanhuan Tian, Zhigang Cai, and Jianwei Liao
- ❑ Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units  
Hong Pang, Carmine Cappetta, Riccardo Massa, Athanasios Vasilopoulos, Elena Ferro, Gamze Islamoglu, Angelo Garofalo, Francesco Conti, Luca Benini, Irem Boybat, and Thomas Boesch
- ❑ Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming  
Devin Pohl, Aaron Young, Kazi Asifuzzaman, Narasinga Rao Miniskar, and Jeffrey S. Vetter

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper




# Papers by Session

DATE  
2025

- ❑ An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read  
Kiho Chung, Youjin Choi, Donguk Seo, and Yoonmyung Lee
- ❑ FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation  
Xiangyu Li, Weichong Chen, Ruida Hong, Jinghai Wang, Ningyuan Yin, and Zhiyi Yu
- ❑ Arbiter: Alleviating Concurrent Write Amplification in Persistent Memory  
Bolun Zhu and Yu Hua
- ❑ TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models  
Elijah Seth Cishugi, Sebastian Buschjäger, Martijn Noorlander, Marco Ottavi, and Kuan-Hsun Chen
- ❑ EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology  
Chenlin Ma, Xiaochuan Zheng, Kaoyi Sun, Tianyu Wang, and Yi Wang

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session


## System-Level Design Methodologies and High-Level Synthesis

- Improving LLM-Based Verilog Code Generation with Data Augmentation and RL  
Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Jinoh Cho, and Seokhyeong Kang
- SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization  
Wei Wang, Hongxu Jiang, Runhua Zhang, Yongxiang Cao, and Yaochen Han
- An Imitation-Augmented Reinforcement Learning Framework for CGRA Design Space Exploration  
Liangji Wu, Shuaibo Huang, Ziqi Wang, Shiyang Wu, Yang Chen, Hao Yan, and Longxing Shi
- Operation Dependency Graph-Based Scheduling for High-Level Synthesis  
Aoxiang Qin, Minghua Shen, and Nong Xiao
- Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication  
Shuhan Bai, Haowen Luo, Burong Dong, Jian Zhou, and Fei Wu
- HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers  
Yiying Yang, Fu Teng, Pengju Liu, Mengnan Qi, Chenyang Lv, Ji Li, Xuhong Zhang, and Zhezhi He

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

DATE  
2025

- ❑ Enabling Memory-Efficient On-Device Learning via Dataset Condensation  
Gelei Xu, Ningzhi Tang, Jun Xia, Ruiyang Qin, Wei Jin, and Yiyu Shi
- ❑ TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling  
Xilang Zhou, Haodong Lu, Tianchen Wang, Zhuoheng Wan, Jianli Chen, Jun Yu, and Kun Wang
- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting  
Yingjie Zhou, Renzhi Chen, Xinyu Li, Jingkai Wang, Zhigang Fang, Bowei Wang, Wenqiang Bai, Qilin Cao, and Lei Wang
- ❑ Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks  
Josef Salzmann and Ulrich Schmid
- ❑ Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis using LuaJIT  
Ye Cai, Chuyu Zheng, Wei He, and Dan Tang

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## ASD Focus Session: Dynamic, Multi-Agent Sensing-to-Action Loops in Distributed Autonomous Edge Computing Systems: Opportunities and Challenges

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

Amit Ranjan Trivedi, Sina Tayebati, Hemant Kumawat, Nastaran Darabi, Divake Kumar, Adarsh Kumar Kosta, Yeshwanth Venkatesha, Diniti Jayasuriya, Nethmi Jayasinghe, Priyadarshini Panda, Saibal Mukhopadhyay, and Kaushik Roy

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Focus Session - 3D Integration, Cryogenic Circuits and Superconducting Logic: Emerging Trends Shaping the Future of High-Performance Computing

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing  
Mahdi Benkhelifa, Shivendra S. Parihar, Anirban Kar, Girish Pahwa, Yogesh S. Chauhan, and Hussam Amrouch
- Transistor Aging and Circuit Reliability at Cryogenic Temperatures  
Javier Diaz-Fortuny and Vishal Nayar
- Ferroelectric-Superconducting Synergy for Future Computing  
Shamiul Alam and Ahmedullah Aziz

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## BPA Session 4

- A Lightweight CNN for Real-Time Pre-Impact Fall Detection

Cristian Turetta, Muhammad Toqueer Ali, Florenc Demrozi, and Graziano Pravadelli


- Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

Wei Tao, Bin Zhang, Xiaoyang Qu, Jiguang Wan, and Jianzong Wang

- RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices

Andreas Karatzas, Dimitrios Stamoulis, and Iraklis Anagnostopoulos

DATE  
2025



Click on a title to see the paper

# Papers by Session


## Design Automation for Quantum Computing

- Empowering Quantum Error Traceability with MoE for Automatic Calibration  
Tingting Li, Ziming Zhao, Liqiang Lu, Siwei Tan, and Jianwei Yin
- Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers  
Yannick Stade, Ludwig Schmid, Lukas Burgholzer, and Robert Wille
- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing  
Xiaorang Guo, Jonas Winklmann, Dirk Stober, Amr Elsharkawy, and Martin Schulz
- Image Computation for Quantum Transition Systems  
Xin Hong, Dingchao Gao, Sanjiang Li, Shenggang Ying, and Mingsheng Ying
- Low-Latency Digital Feedback for Stochastic Quantum Calibration using Cryogenic CMOS  
Nathan Eli Miller, Laith A. Shamieh, and Saibal Mukhopadhyay
- Improving Figures of Merit for Quantum Circuit Compilation  
Patrick Hopf, Nils Quetschlich, Laura Schulz, and Robert Wille
- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability  
Ludwig Schmid, Tom Peham, Lucas Berent, Markus Müller, and Robert Wille

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

Enrico Russo, Maurizio Palesi, Davide Patti, Giuseppe Ascia, and Vincenzo Catania


- Neural Circuit Parameter Prediction for Efficient Quantum Data Loading

Dohun Kim, Sunghye Park, and Seokhyeong Kang

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

Hao Wang, Erjia Xiao, Songhuan He, Zhongyi Ni, Lingfeng Zhang, Xiaokun Zhan, Yifei Cui, Jinguo Liu, Cheng Wang, Zhongrui Wang, and Renjing Xu

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

## Applications of Emerging Technologies

- ❑ HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing  
Fangxin Liu, Haomin Li, Zongwu Wang, Dongxu Lyu, and Li Jiang
- ❑ C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture  
Yashvardhan Biyani, Rajendra Bishnoi, Theofilos Spyrou, and Said Hamdioui
- ❑ ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design  
Xiangyu Wang, Yuan Li, Zhijie Yang, Chao Xiao, Xun Xiao, Renzhi Chen, Weixia Xu, and Lei Wang
- ❑ Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter  
Qinghang Zhao, Yixi Ji, Jiaqi Wang, Jinjian Wu, and Guangming Shi
- ❑ Practical MU-MIMO Detection and LDPC Decoding through Digital Annealing  
Po-Shao Chen, Wei Tang, and Zhengya Zhang
- ❑ LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model  
Tianyi Li, Zhixin Tang, Tao Wu, Bei Yu, Jingyi Yu, and Hao Geng

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper




# Papers by Session

- A Multi-Stage Potts Machine Based on Coupled CMOS Ring Oscillators  
Yilmaz Ege Gonul and Baris Taskin
- ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters  
Tara Gheshlaghi, Priyanjana Pal, Haibin Zhao, Michael Hefenbrock, Michael Beigl, and Mehdi B. Tahoori
- Self-Adaptive Ising Machines for Constrained Optimization  
Corentin Delacour
- Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach  
Gianluca Leone, Luca Martis, Luigi Raffo, and Paolo Meloni
- Towards Fast Automatic Design of Silicon Dangling Bond Logic  
Jan Drewniok, Marcel Walter, Samuel Sze Hang Ng, Konrad Walus, and Robert Wille
- Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device  
Debraj Kundu, Tsun-Ming Tseng, Shigeru Yamashita, and Ulf Schlichtmann

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## ASD Regular Session: Novel Safety Metrics, Adaptive Patterns for Resilience, and Legal Frameworks in Autonomous Systems Design

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators

C. A. J. Hanselaar, M. M. Selva Kumar, Y. Fu, A. Terechko, R. R. Venkatesha Prasad, and E. Silvas

- Designing Resilient Autonomous Systems with the Reflex Pattern

Julian Demicoli and Sebastian Steinhorst

- Law as a Design Consideration for Automated Vehicles Suitable to Transport Intoxicated Persons

William H. Widen and Marilyn C. Wolf

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

## Focus Session: Improving Chip Design Enablement for Universities in Europe

- Improving Chip Design Enablement for Universities in Europe – A Position Paper

Lukas Krupp, Ian O'Connor, Luca Benini, Christoph Studer, Joachim Rodrigues, and Norbert Wehn

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Design Methodologies and Applications for Machine Learning

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices**  
Jing-Jia Hung, Yi-Jung Chen, Hsiang-Yun Cheng, Hsu Kao, and Chia-Lin Yang
- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch**  
Zhen Yu, Jinhao Li, Jiaming Xu, Shan Huang, Jiancai Ye, Ningyi Xu, and Guohao Dai
- IterL2Norm: Fast Iterative L2-Normalization**  
ChangMin Ye, Yonguk Sim, Youngchae Kim, SeongMin Jin, and Doo Seok Jeong
- MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training**  
Sami Ben Ali, Silviu-Ioan Filip, Olivier Senteys, and Guy Lemieux
- MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures**  
Do Yeong Kang, Yeong Hwan Oh, Chanwook Hwang, Jinhee Kim, Kang Eun Jeon, and Jong Hwan Ko
- Odin: Learning to Optimize Operation Unit Configuration for Energy-Efficient DNN Inferencing**  
Gaurav Narang, Janardhan Rao Doppa, and Partha Pratim Pande

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

DATE  
2025

- ❑ Slipstream: Semantic-Based Training Acceleration for Recommendation Models  
Yassaman Ebrahimzadeh Maboud, Muhammad Adnan, Divya Mahajan, and Prashant J. Nair
- ❑ COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators  
Jihoon Park, Jeongin Choe, Dohyun Kim, and Jae-Joon Kim
- ❑ OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration  
Fangxin Liu, Ning Yang, Zongwu Wang, Xuanpeng Zhu, Haidong Yao, Xiankui Xiong, Qi Sun, and Li Jiang
- ❑ OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro  
Tianchu Dong, Shaoxuan Li, Yihang Zuo, Hongwu Jiang, Yuzhe Ma, and Shanshi Huang
- ❑ Speeding-up Successive Read Operations of STT-MRAM via Read Path Alternation for Delay Symmetry  
Taehwan Kim and Jongsun Park

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session


## Low-Power, Energy-Efficient and Thermal-Aware Design

- Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads  
Ki-Dong Kang, Gyeongseo Park, and Daehoon Kim
- Flexible Thermal Conductance Model (TCM) for Efficient Thermal Simulation of 3-D ICs and Packages  
Shunxiang Lan, Min Tang, and Jun Ma
- Thanos: Energy-Efficient Keyword Spotting Processor with Hybrid Time-Feature-Frequency-Domain Zero-Skipping  
Sangyeon Kim, Hyunmin Kim, and Sungju Ryu
- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers  
Haonan Du, Chenyi Wen, Zhengrui Chen, Li Zhang, Qi Sun, Zheyu Yan, and Cheng Zhuo
- Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis  
Lishuo Deng, Changwei Yan, Cai Li, Zhuo Chen, and Weiwei Shan
- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture  
Chengxuan Yu, Yanshuang Teng, Wenhao Dai, Yongjiang Li, Wei W. Xing, Xiao Wu, Dan Niu, and Zhou Jin

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

DATE  
2025

- ❑ Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits  
Jing Li, Bingrui Zhang, Yuquan Sun, Wei Xing, and Yuanqing Cheng
- ❑ Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems  
Yizhou Shi, Liying Li, Yue Zeng, Peijin Cong, and Junlong Zhou
- ❑ Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention  
Bangqi Fu, Lixin Liu, Qijing Wang, Yutao Wang, Martin D. F. Wong, and Evangeline F. Y. Young
- ❑ A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs  
Dekang Zhang, Dan Niu, Zhou Jin, Yichao Dong, Jingweijia Tan, and Changyin Sun

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session

## Applications of Artificial Intelligence Systems

- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

Haomin Li, Fangxin Liu, Zongwu Wang, Dongxu Lyu, Shiyuan Huang, Ning Yang, Qi Sun, Zhuoran Song, and Li Jiang

- Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare

SungHeon Jeong, Hamza Errahmouni Barkam, Sanggeon Yun, Yeseong Kim, Shaahin Angizi, and Mohsen Imani

- LCache: Log-Structured SSD Caching for Training Deep Learning Models

Shucheng Wang, Zhiguo Xu, Zhandong Guo, Jian Sheng, Kaiye Zhou, and Qiang Cao

- OLORAS: Online Long Range Action Segmentation for Edge Devices

Filippo Ziche and Nicola Bombieri


- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

M. L. Varshika, Jonathan Hollenbach, Nicolas Agostini, Ankur Limaye, Antonino Tumeo, and Anup Das

- SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings

Renjie Wei, Zechun Liu, Yuchen Fan, Runsheng Wang, Ru Huang, and Meng Li

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- ❑ Poros: One-Level Architecture-Mapping Co-Exploration for Tensor Algorithms  
Fuyu Wang and Minghua Shen
- ❑ A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions  
Milad Kokhazadeh, Georgios Keramidas, Vasilios Kelefouras, and Iakovos Stamoulis
- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs  
Xilong Xie, Liang Wang, Limin Xiao, Meng Han, Lin Sun, Shuai Zheng, and Xiangrong Xu
- ❑ Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection  
Junjiao Sun, Laura Gutiérrez Martín, Celia López Ongil, Jose Miranda, Jorge Portilla, and Andrés Otero
- ❑ KalmMind: A Configurable Kalman Filter Design Framework for Embedded Brain-Computer Interfaces  
Guy Eichler, Joseph Zuckerman, and Luca P. Carloni
- ❑ SegTransformer: Enhancing Softmax Performance through Segmentation with a ReRAM-Based PIM Accelerator  
Yu Chen Wang, Ing-Chao Lin, and Yuan-Hao Chang

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## Driving KDT JU Initiative towards the Chips Act Multi-Partner Projects

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

Alessio Bucaioni, Romina Eramo, Luca Berardinelli, Hugo Bruneliere, Benoit Combemale, Djamel Eddine Khelladi, Vittoriano Muttillo, Andrey Sadovykh, and Manuel Wimmer

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective From the OPEVA Project

Alper Kanak, Salih Ergün, İbrahim Arif, Ali Serdar Atalay, Serhat Ege İnanç, Oguzhan Herkiloğlu, Ahmet Yazıcı, Yunus Sabri Kirca, Muhammed Ozberk, Alim Kerem Erdoganmus, Ali Kafalı, Dilara Bayar, Muhammed Oğuz Taş, Luca Davoli, Laura Belli, Gianluigi Ferrari, Badar Muneer, Valentina Palazzi, Luca Roselli, and Fabio Gelati


- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

Rajendra Bishnoi, Mohammad Amin Yaldagard, Said Hamdioui, Kanishkan Vadivel, Manolis Sifalakis, Nicolas Daniel Rodriguez, Pedro Julian, Lothar Ratschbacher, Maen Mallah, Yogesh Ramesh Patil, Rashid Ali, and Fabian Chersi

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

Luca Davoli, Laura Belli, Veronica Mattioli, Riccardo Raheli, Gianluigi Ferrari, Lorenzo Priano, Jaromir Hubalek, Lukas Smital, Andrea Nemcova, Daniela Chlibkova, Vlastimil Benes, and Johan Plomp

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

Fatma Jebali, Caaliph Andriamisaina, Mathieu Jan, Wolfgang Ecker, Florian Egert, Bernhard Fischer, Alessio Burrello, Daniele Jahier Pagliari, Sara Vinco, Giuseppe Tagliavini, Ingo Feldner, Andreas Mauderer, Axel Sauer, Arnór Kristmundsson, Alexander Schober, Téo Bernier, Matti Käyrä, Ulf Schlichtmann, and Rocco Jonack

- Multi-Partner Project: Enabling Digital Technologies for Holistic Health-Lifestyle Motivational and Assisted Supervision Supported by Artificial Intelligence Network (H2TRAIN)

Juan A. Montiel-Nelson, Marco Ottella, and Paolo Azzoni


- Multi-Partner Project: Shaping the Vehicle of the Future - How FEDERATE and HAL4SDV are Steering Europe's Software-Defined Vehicle Ecosystem

Michael Paulweber, Andreas Eckel, and Paolo Azzoni

- Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

Anouar Nechi, Yasin Ghafourian, Belal Abu Naim, Thomas Gutt, George Dimitrakopoulos, Amira Moualhi, Mladen Berekovic, Pal Varga, and Markus Tauber

DATE  
2025



Click on a title to see the paper


# Papers by Session

## ASD Focus Session: Teleoperation as a Step Towards Fully Autonomous Systems

### Teleoperation as a Step towards Fully Autonomous Systems

Alex Bendrick, Daniel Tappe, Nora Sperling, Rolf Ernst, Andrea Nota, Selma Saidi, and Frank Diermeyer

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Focus Session - GenAI-Native EDA: Redefining Verification with Large Language Models

### EDA-Aware RTL Generation with Large Language Models

Mubashir ul Islam, Humza Sami, Pierre-Emmanuel Gaillardon, and Valerio Tenace

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper

# Papers by Session


## Architectural and Microarchitectural Design - 1

- Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions  
Yuhang Qiu, Wenming Li, Tianyu Liu, Zhen Wang, Zhiyuan Zhang, Zhihua Fan, Xiaochun Ye, Dongrui Fan, and Zhimin Tang
- NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table  
Qingcai Jiang, Buxin Tu, and Hong An
- SPIRE: Inferring Hardware Bottlenecks from Performance Counter Data  
Nicholas Wendt, Mahesh Ketkar, and Valeria Bertacco
- Improving Address Translation in Tagless DRAM Cache by Caching PTE Pages  
Osang Kwon, Yongho Lee, and Seokin Hong
- Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture  
Ilkin Aliyev, Jesus Lopez, and Tosiron Adegbija
- Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework  
Xiangrong Xu, Yuanqiu Lv, Liang Wang, Limin Xiao, Meng Han, Runnan Shen, and Jinquan Wang

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

- ❑ [HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs](#)  
Hunjong Lee, Jihun Lee, Jaewon Seo, Yunho Oh, Myung Kuk Yoon, and Gunjae Koo
- ❑ [Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost](#)  
Yongho Lee, Junbum Park, Osang Kwon, Sungbin Jang, and Seokin Hong
- ❑ [A Performance Analysis of Chiplet-Based Systems](#)  
Neethu Bal Mallya, Panagiotis Strikos, Bhavishya Goel, Ahsen Ejaz, and Ioannis Soudis
- ❑ [A High-Performance and Flexible Accelerator for Dynamic Graph Convolutional Networks](#)  
Yingnan Zhao, Ke Wang, and Ahmed Louri
- ❑ [Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache](#)  
Xuan Tang, Zicong Wang, Shuiyi He, Dezun Dong, and Xiangke Liao

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Smart and Autonomous Systems for a Smart World

- [SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel](#)

Boyan Chen, Qingni Shen, Lei Xue, Jiarui She, Xiaolei Zhang, Xiapu Luo, Xin Zhang, Wei Chen, and Zhonghai Wu

- [Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration](#)

Mario Libro, Sebastiano Gaiardelli, Marco Panato, Stefano Spellini, Michele Lora, and Franco Fummi

- [HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms](#)

Zain Taufique, Aman Vyas, Antonio Miele, Pasi Liljeberg, and Anil Kanduri


- [Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction](#)

Giovanni Pollo, Alessio Burrello, Enrico Macii, Massimo Poncino, Sara Vinco, and Daniele Jahier Pagliari

- [Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry](#)

Mason Conkel, Wen Zhang, Mimi Xie, Yufang Jin, and Chen Pan

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

DATE  
2025

- ❑ AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models  
Douglas J. Townsell, Mimi Xie, Bin Wang, Fathi Amsaad, Varshitha Reddy Thanam, and Wen Zhang
- ❑ Power- and Deadline-Aware Dynamic Inference on Intermittent Computing Systems  
Hengrui Zhao, Lei Xun, Jagmohan Chauhan, and Geoff Merrett
- ❑ Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing  
Erxiang Ren, Cheng Qu, Li Luo, Yonghua Li, Zheyu Liu, Xinghua Yang, Qi Wei, and Fei Qiao
- ❑ FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware  
Sohan Salahuddin Mugdho, Yuanbo Guo, Ethan G. Rogers, Weiwei Zhao, Yiyu Shi, and Cheng Wang
- ❑ Human-Centered Digital Twin for Industry 5.0  
Francesco Biondani, Luigi Capogrosso, Nicola Dall'Ora, Enrico Fraccaroli, Marco Cristani, and Franco Fummi
- ❑ Energy-Aware Error Correction Method for Indoor Positioning and Tracking  
Donguk Kim, Donkyu Baek, Yukai Chen, Enrico Macii, and Massimo Poncino

Click on a title to see the paper



Main Menu

Conference

Sessions

Authors



# Papers by Session

- ❑ Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions
- ❑ Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries



Giuseppe Spadavecchia, Marco Fiore, Marina Mongiello, and Daniela De Venuto

Adrian Evans, Victor Roux-Sibillon, Joe Saad, Ivan Miro-Panades, Tetiana Aksanova, and Lorena Anghel

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Focus Session - AI-Driven Design Evolution: Benchmarking and Infrastructure for the Next Era of Semiconductors and Photonics

- [ChipVQA: Benchmarking Visual Language Models for Chip Design](#)  
Haoyu Yang, Qijing Huang, Nathaniel Pinckney, Walker Turner, Wenfei Zhou, Yanqing Zhang, Chia-Tung Ho, Chen-Chia Chang, and Haoxing Ren
- [FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware](#)  
Minwoo Kang, Mingjie Liu, Ghaith Bany Hamad, Syed M. Suhaib, and Haoxing Ren
- [MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure](#)  
Pingchuan Ma, Zhengqi Gao, Meng Zhang, Haoyu Yang, Mark Ren, Rena Huang, Duane S. Boning, and Jiaqi Gu
- [PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design](#)  
Yuchao Wu, Xiaofei Yu, Hao Chen, Yang Luo, Yeyu Tong, and Yuzhe Ma

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

## Embedded, Real-Time and Dependable Systems

- ❑ [Hardware-Assisted Ransomware Detection using Automated Machine Learning](#)  
Zhixin Pan and Ziyu Shu
- ❑ [RICH: Heterogeneous Computing for Real-Time Intelligent Control](#)  
Jintao Chen, Yuankai Xu, Yinchen Ni, An Zou, and Yehan Ma
- ❑ [RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture](#)  
Siwei Ye, Mingqing Sun, Huifeng Zhu, Yier Jin, and An Zou
- ❑ [Enabling Security on the Edge: A CHERI Compartmentalized Network Stack](#)  
Donato Ferraro, Andrea Bastoni, Alexander Zuepke, and Andrea Marongiu
- ❑ [Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring](#)  
Chaoqun Liang, Thomas Benz, Alessandro Ottaviano, Angelo Garofalo, Luca Benini, and Davide Rossi
- ❑ [Exact Schedulability Analysis for Limited-Preemptive Parallel Applications using Timed Automata in UPPAAL](#)  
Jonas Hansen, Srinidhi Srinivasan, Geoffrey Nelissen, and Kim G. Larsen

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- ❑ Monomorphism-Based CGRA Mapping via Space and Time Decoupling  
Cristian Tirelli, Rodrigo Otoni, and Laura Pozzi
- ❑ AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA  
Zhenyu Liu, Xilang Zhou, Faxian Sun, Jianli Chen, Jun Yu, and Kun Wang
- ❑ Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager  
Jin Xue, Yuhong Song, Yang Guo, and Zili Shao
- ❑ Evaluating Compiler-Based Reliability with Radiation Fault Injection  
Davide Baroffio, Tomás Antonio López, Federico Reghennani, and William Fornaciari
- ❑ Umbra: An Efficient Framework for Trusted Execution on Modern TrustZone-Enabled Microcontrollers  
Stefano Mercogliano and Alessandro Cilardo
- ❑ Hardware/Software Co-Analysis for Worst Case Execution Time Bounds  
Can Joshua Lehmann, Lars Bauer, Hassan Nassar, Heba Khdr, and Jörg Henkel

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## Architectural and Microarchitectural Design - 2

- [SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity](#)

Jingkui Yang, Mei Wen, Junzhong Shen, Jianchao Yang, Yasong Cao, Jun He, Minjin Tang, Zhaoyun Chen, and Yang Shi

- [PS-GS: Group-Wise Parallel Rendering with Stage-Wise Complexity Reductions for Real-Time 3D Gaussian Splatting](#)

Joongho Jo and Jongsun Park

- [TxISC: Transactional File Processing in Computational SSDs](#)

Penghao Sun, Shengan Zheng, Kaijiang Deng, Guifeng Wang, Jin Pu, Jie Yang, Maojun Yuan, Feng Zhu, Shu Li, and Linpeng Huang

- [AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors](#)

Navaneeth Kunhi Purayil, Matteo Perotti, Tim Fischer, and Luca Benini

- [Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception](#)

Mohanad Odema, Luke Chen, Hyoukjun Kwon, and Mohammad Abdullah Al Faruque

DATE  
2025


Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

- ❑ LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training  
Qinkai Xu, Yijin Liu, Yuan Meng, Yang Chen, Yunlong Mao, Li Li, and Yuxiang Fu
- ❑ LiGNN: Accelerating GNN Training through Locality-Aware Dropout  
Gongjian Sun, Mingyu Yan, Dengke Han, Runzhen Xue, Xiaochun Ye, and Dongrui Fan
- ❑ CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs  
Jun Li, Xiaofei Xu, Zhibing Sha, Xiaobai Chen, Jieming Yin, and Jianwei Liao
- ❑ LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design  
Renjie Wei, Songqiang Xu, Linfeng Zhong, Zebin Yang, Qingyu Guo, Yuan Wang, Runsheng Wang, and Meng Li
- ❑ Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs  
Cyril Koenig, Enrico Zelioli, and Luca Benini

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

## Power and Energy Efficient Systems

- Less is More: Optimizing Function Calling for LLM Execution on Edge Devices

Varatheepan Paramanayakam, Andreas Karatzas, Iraklis Anagnostopoulos, and Dimitrios Stamoulis

- SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

Minqing Sun, Ruiqi Sun, Yingtao Shen, Wei Yan, Qinfen Hao, and An Zou

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

H. Ekin Sumbul, Arne Symons, Lita Yang, Huichu Liu, Tony F. Wu, Matheus Trevisan Moreira, Debabrata Mohapatra, Abhinav Agarwal, Kaushik Ravindran, Chris Thompson, Yuecheng Li, and Edith Beigne


- A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks

Xiaolu Hu, Xinkuang Geng, Zhigang Mao, Jie Han, and Honglan Jiang

- Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices

Benedikt Dietrich, Rasmus Müller-Both, Heba Khdr, and Jörg Henkel

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- ❑ Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col  

Md Mizanur Rahaman Nayan, Ritik Raj, Gouse Basha Shaik, Tushar Krishna, and Azad J. Naeemi
- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs  

Prabhu Vellaisamy, Harideep Nair, Thomas Kang, Yichen Ni, Haoyang Fan, Bin Qi, Jeff Chen, Shawn Blanton, and John Paul Shen
- ❑ Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network  

Sumit Diware, Yingzhou Dong, Mohammad Amin Yaldagard, Said Hamdioui, and Rajendra Bishnoi
- ❑ LowGradQ: Adaptive Gradient Quantization for Low-Bit CNN Training via Kernel Density Estimation-Guided Thresholding and Hardware-Efficient Stochastic Rounding Unit  

Sangbeom Jeong, Seungil Lee, and Hyun Kim
- ❑ PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems  

Mariam Elgamal, Abdulrahman Mahmoud, Gu-Yeon Wei, David Brooks, and Gage Hills

Click on a title to see the paper


Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

- Fast Machine Learning Based Prediction for Temperature Simulation using Compact Models**  
Mohammadamin Hajikhodaverdian, Sherief Reda, and Ayse K. Coskun
- CPP-SGS: Cycle-Accurate Power Prediction Framework via SNN and Genetic Signal Selection**  
Tong Liu, Zijun Jiang, and Yangdi Lyu

DATE  
2025



Click on a title to see the paper




# Papers by Session

## Design, Test, Modeling and Mitigation of Defects and Faults

- FUSIS: Fusing Surrogate Models and Importance Sampling for Efficient Yield Estimation**  
Yanfang Liu and Wei W. Xing
- RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements**  
Taesoo Lim, Hyeyonjin Kim, Jingu Park, Bogil Kim, and William J. Song
- Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations**  
Yujia Wang, Jiaxing Wang, Dan Feng, Yuzhe Ma, and Kang Liu
- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition**  
Mu Nie, Shidong Zhu, Aibin Yan, Cheng Zhuo, Xiaoqing Wen, and Tianming Ni
- MORE–Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC**  
Tianxiang Zhu, Qipan Wang, Yibo Lin, Runsheng Wang, and Ru Huang

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




Click on a title to see the paper



# Papers by Session

DATE  
2025

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration  
Yu-Hsuan Chen, Yu-Chen Cheng, Yong-Fong Chang, Yu-Che Lee, Jia-Wei Lin, Hsun-Wei Pao, Peng-Wen Chen, Po-Yu Chen, Hao-Yun Chen, Yung-Chih Chen, Chun-Yao Wang, and Shih-Chieh Chang
- Minimum Time Maximum Fault Coverage Testing of Spiking Neural Networks  
Spyridon Raptis and Haralampos-G. Stratigopoulos
- EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs  
Anurup Saha, Chandramouli Amarnath, Kwondo Ma, and Abhijit Chatterjee
- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead  
Aibin Yan, Wangjin Jiang, Han Bao, Zhengfeng Huang, Tianming Ni, Xiaoqing Wen, and Patrick Girard
- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM  
Surendra Hemaram, Mahta Mayahinia, Mehdi B. Tahoori, Francky Catthoor, Siddharth Rao, Sebastien Couet, Tommaso Marinelli, Anita Farokhnejad, and Gouri Sankar Kar
- Assessing Soft Error Reliability in Vectorized Kernels: Vulnerability and Performance Trade-offs on Arm and RISC-V ISAs  
Geancarlo Abich



Click on a title to see the paper



# Papers by Session

## □ Early Functional Safety and PPA Evaluation of Digital Designs


Michelangelo Bartolomucci, David Kingston, Teo Cupaiuolo, Alessandra Nardi, and Riccardo Cantoro

DATE  
2025



Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## System Simulation and Validation

- FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators**  
Niko Zurstraßen, Nils Bosbach, and Rainer Leupers
- Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection**  
Xizhe Shi, Zizheng Guo, Yibo Lin, Runsheng Wang, and Ru Huang
- Static Global Register Allocation for Dynamic Binary Translators**  
Niko Zurstraßen, Nils Bosbach, Lennart M. Reimann, and Rainer Leupers
- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design**  
Ruidi Qiu, Grace Li Zhang, Rolf Drechsler, Ulf Schlichtmann, and Bing Li
- CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics**  
Songyu Feng, Mo Zou, Tian Zhi, and Zidong Du
- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms**  
Nils Bosbach, Rebecca Pelke, Niko Zurstraßen, Jan Henrik Weinstock, Lukas Jünger, and Rainer Leupers

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

- RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures

Yinchen Ni, Jiace Zhu, Yier Jin, and An Zou

- Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes

Manfred Schlägl and Daniel Große

- c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

Luis Bertran Alvarez, Ghassan Chehaibar, Stephen Busch, Pascal Benoit, and David Novo

- A 101 TOPS/W and 1.73 TOPS/mm<sup>2</sup> 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier

Priyanshu Tyagi and Sparsh Mittal

DATE  
2025

Main Menu

Conference

Sessions

Authors



Click on a title to see the paper



# Papers by Session

## Machine Learning Solutions for Embedded and Cyber-Physical Systems

- DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

Yuting He, Jingjin Li, Chengtai Li, Qingyu Yang, Zheng Wang, Heshan Du, Jianfeng Ren, and Heng Yu

- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

Sanggeon Yun, Ryozo Masukawa, William Youngwoo Chung, Minhyoung Na, Nathaniel D. Bastian, and Mohsen Imani

- BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference

Cheng Gu, Gang Li, Xiaolong Lin, Jiayao Ling, Jian Cheng, and Xiaoyao Liang


- Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs

Severin Bochem, Victor J. B. Jung, Arpan Suravi Prasad, Francesco Conti, and Luca Benini

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

Shambhavi Balamuthu Sampath, Leon Hecht, Moritz Thoma, Lukas Frickenstein, Pierpaolo Mori, Nael Fasfous, Manoj Rohit Vemparala, Alexander Frickenstein, Walter Stechele, Daniel Mueller-Gritschneider, and Claudio Passerone

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

- [SolarML: Optimizing Sensing and Inference for Solar-Powered TinyML Platforms](#)  
Hao Liu, Qing Wang, and Marco Zuniga
- [SAFELOC: Overcoming Data Poisoning Attacks in Heterogeneous Federated Machine Learning for Indoor Localization](#)  
Akhil Singampalli, Danish Gufran, and Sudeep Pasricha
- [Hybrid Token Selector Based Accelerator for ViTs](#)  
Akshansh Yadav, Anadi Goyal, and Palash Das
- [DAOP: Data-Aware Offloading and Predictive Pre-Calculation for Efficient MoE Inference](#)  
Yujie Zhang, Shivam Aggarwal, and Tulika Mitra
- [SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions](#)  
Simone Manoni, Paul Scheffler, Luca Zanatta, Andrea Acquaviva, Luca Benini, and Andrea Bartolini
- [REACT: Randomized Encryption with AI-Controlled Targeting for Next-Gen Secure Communication](#)  
Zhangying He and Hossein Sayadi
- [DuSGAI: A Dual-Side Sparse GEMM Accelerator with Flexible Interconnects](#)  
Wujie Zhong and Yangdi Lyu

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## Design and Test of Secure Systems

- ❑ DE2: SAT-Based Sequential Logic Decryption with a Functional Description  
You Li, Guannan Zhao, Yunqi He, and Hai Zhou
- ❑ Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores  
Louis Savary, Simon Rokicki, and Steven Derrien
- ❑ Analog Circuit Anti-Piracy Security by Exploiting Device Ratings  
Hazem H. Hammam, Hassan Aboushady, and Haralampos-G. Stratigopoulos
- ❑ Side-Channel Collision Attacks against ASCON  
Hao Zhang, Yiwen Gao, Yongbin Zhou, and Jingdian Ming
- ❑ Cute-Lock: Behavioral and Structural Multi-Key Logic Locking using Time Base Keys  
Kevin Lopez and Amin Rezaei
- ❑ SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators  
Salma Afifi, Ishan Thakkar, and Sudeep Pasricha
- ❑ One More Motivation to Use Evaluation Tools this Time for Hardware Multiplicative Masking of AES  
Hemin Rahimi and Amir Moradi

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors


Click on a title to see the paper



# Papers by Session

- Three Eyed Raven: An On-Chip Side Channel Analysis Framework for Run-Time Evaluation  
M Dhilipkumar, Priyanka Bagade, and Debapriya Basu Roy
- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation  
Lakshmi Likhitha Mankali, Jitendra Bhandari, Manaar Alam, Ramesh Karri, Michail Maniatakos, Ozgur Sinanoglu, and Johann Knechtel
- MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips  
Ismet Dagli, James Crea, Soner Seckiner, Yuanchao Xu, Selçuk Köse, and Mehmet E. Belviranli
- Comb Frequency Division Multiplexing: A Non-Binary Modulation for AirGap Covert Channel Transmission  
Mohamed Alla Eddine Bahi, Maria Mendez Real, and Maxime Pelcat
- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results  
Mohammad Ebrahimabadi, Raphael Viera, Sylvain Guilley, Jean-Luc Danger, Jean-Max Dutertre, and Naghmeh Karimi

DATE  
2025



Main Menu

Conference

Sessions

Authors



Click on a title to see the paper



# Papers by Session

## Late Breaking Results on AI Algorithms and Architectures

- Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models  
Junyoung Lee, Shinyoung Jang, Seohyun Kim, Jongho Park, Il Hong Suh, Hoon Sung Chwa, and Yeseong Kim
- Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Strategy  
Zhouquan Liu, Libo Huang, Ling Yang, Gang Chen, Wei Liu, Mingche Lai, and Yongwen Wang
- Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices  
Seongsik Park, Jongkil Park, Hyun Jae Jang, Jaewook Kim, YeonJoo Jeong, Gyu Weon Hwang, Inho Kim, Jong-Keuk Park, Kyeong Seok Lee, and Suyoun Lee
- Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning  
Jiseung Kim, Hyunsei Lee, Tajana Rosing, Mohsen Imani, and Yeseong Kim
- Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference  
Xuqi Zhu, Jiacheng Zhu, Huaizhi Zhang, Tamim M. Al-Hasan, Klaus D. McDonald-Maier, and Xiaojun Zhai

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

- Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators

Aikaterini Maria Panteleaki, Konstantinos Balaskas, Georgios Zervakis, Hussam Amrouch, and Iraklis Anagnostopoulos


- Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

Spyridon Besias, Ilias Sertaridis, Florentia Afentaki, Konstantinos Balaskas, and Georgios Zervakis

- Late Breaking Results: Towards Efficient Formal Verification of Dot Product Architectures

Lennart Weingarten, Kamalika Datta, and Rolf Drechsler

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper




# Papers by Session

## Physical Analysis and Design

- ❑ [MegaRoute: Universal Automated Large-Scale PCB Routing Method with Adaptive Step-Size Search](#)  
Haiyun Li and Jixin Zhang
- ❑ [Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting](#)  
Linhao Lu, Wenxin Yu, Hongwei Tian, Chenjin Li, Xinmiao Li, Zhaoqi Fu, Zhengjie Zhao, and Jingwei Lu
- ❑ [IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning](#)  
Feng Guo, Jianwang Zhai, Jingyu Jia, Jiawei Liu, Kang Zhao, Bei Yu, and Chuan Shi
- ❑ [Timing-Driven Detailed Placement with Unsupervised Graph Learning](#)  
Dhoui Lim and Heechun Park
- ❑ [Effective Macro Placement for Very Large Scale Designs using MCTS Guided by Pre-Trained RL](#)  
Jai-Ming Lin, Zong-Ze Lee, and Nan-Chu Lin
- ❑ [DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement](#)  
Chuyu Wang, Ke Hu, Fan Yang, Keren Zhu, and Xuan Zeng

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




Click on a title to see the paper



# Papers by Session

- Bi-Level Optimization Accelerated DRC-Aware Physical Design Automation for Photonic Devices  
Hao Chen, Yuzhe Ma, and Yeyu Tong
- GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network  
Lihao Liu, Yunhui Li, Beisi Lu, Li Shang, and Fan Yang
- Wire-Bonding Finger Placement for FBGA Substrate Layout Design with Finger Orientation Consideration  
Yu-En Lin and Yi-Yu Liu
- A Parallel Floating Random Walk Solver for Reproducible and Reliable Capacitance Extraction  
Jiechen Huang, Shuailong Liu, and Wenjian Yu
- A Comprehensive Inductance-Aware Modeling Approach to Power Distribution Network in Heterogeneous 3D Integrated Circuits  
Quansen Wang, Vasilis F. Pavlidis, and Yuanqing Cheng

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session


## Design Methodologies for Machine Learning Architectures

- ❑ SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices  
Yipu Zhang, Jiawei Liang, Jian Peng, Jiang Xu, and Wei Zhang
- ❑ SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization  
Jiayao Ling, Gang Li, Qinghao Hu, Xiaolong Lin, Cheng Gu, Jian Cheng, and Xiaoyao Liang
- ❑ Alrchiect v2: Learning the Hardware Accelerator Design Space through Unified Representations  
Jamin Seo, Akshat Ramachandran, Yu-Chuan Chuang, Anirudh Itagi, and Tushar Krishna
- ❑ Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator  
Sukhyun Han, Seongwook Kim, Gwangeun Byeon, Jihun Yoon, and Seokin Hong
- ❑ Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA  
Jindong Li, Tenglong Li, Guobin Shen, Dongcheng Zhao, Qian Zhang, and Yi Zeng
- ❑ Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs  
Zantong Zhu, Hongou Li, Wenjie Ren, Meng Wu, Le Ye, Ru Huang, and Tianyu Jia

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

- ❑ [\*SparseInfer\*: Training-Free Prediction of Activation Sparsity for Fast LLM Inference](#)  
Jiho Shin, Hoesook Yang, and Youngmin Yi
- ❑ [\*\*Low-Rank Compression for IMC Arrays\*\*](#)  
Kang Eun Jeon, Johnny Rhe, and Jong Hwan Ko
- ❑ [\*\*Integer Unit-Based Outlier-Aware LLM Accelerator Preserving Numerical Accuracy of FP-FP GEMM\*\*](#)  
Jehun Lee and Jae-Joon Kim
- ❑ [\*\*Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management\*\*](#)  
Chunmyung Park, Jicheon Kim, Eunjae Hyun, Xuan Truong Nguyen, and Hyuk-Jae Lee
- ❑ [\*\*DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference\*\*](#)  
Gyeonghwan Park, Sanghyeok Han, Byungkuk Yoon, and Jae-Joon Kim
- ❑ [\*\*LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation\*\*](#)  
Dingyang Zou, Gaoche Zhang, Kairui Sun, Zhe Wen, Meiqi Wang, and Zhongfeng Wang

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Design and Test of Hardware Security Primitives

- Using OFF-Set Only for Corrupting Circuit to Resist Structural Attack in CAC Locking**  
Hsiang-Chun Cheng, RuiJie Wang, and TingTing Hwang
- Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor**  
Eduardo Ortega, Jungyoun Kwak, Shimeng Yu, and Krishnendu Chakrabarty
- Exploring Large Integer Multiplication for Cryptography Targeting In-Memory Computing**  
Florian Krieger, Florian Hirner, and Sujoy Sinha Roy
- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory**  
Ruabin Zhou, Jian Huang, Xianping Liu, Yuhang Wang, Xinrui Zhang, Yungen Peng, and Zhiyi Yu
- A Synthesizable Thyristor-Like Leakage-Based True Random Number Generator**  
Seohyun Kim, Jang Hyun Kim, and Jongmin Lee
- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber**  
Jinnuo Li, Chi Cheng, Muyan Shen, Peng Chen, Qian Guo, Dongsheng Liu, Liji Wu, and Jian Weng

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

- CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs

Dimosthenis Georgoulas, Yiorgos Tsiatouhas, and Vasileios Tenentes

- FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

Tengyu Zhang, Yufei Xue, Ling Liang, Zhen Gu, Yuan Wang, Runsheng Wang, Ru Huang, and Meng Li

- HFL: Hardware Fuzzing Loop with Reinforcement Learning

Lichao Wu, Mohamadreza Rostami, Huimin Li, and Ahmad-Reza Sadeghi


- REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

Hassan Nassar, Ming-Liang Wei, Chia-Lin Yang, Jörg Henkel, and Kuan-Hsun Chen

- Accelerating Oblivious Transfer with a Pipelined Architecture

Xiaolin Li, Wei Yan, Hongwei Liu, Yong Zhang, Qinfen Hao, Yong Liu, and Ninghui Sun

DATE  
2025



Click on a title to see the paper



# Papers by Session

## Reconfigurable Systems

- ❑ [FPGA-Based Acceleration of MCMC Algorithm through Self-Shrinking for Big Data](#)  
Shuanglong Liu, Shiyu Peng, and Wan Shen
- ❑ [ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization](#)  
Ruiqi Chen, Jiayu Liu, Shidi Tang, Yang Liu, Yanxiang Zhu, Ming Ling, and Bruno da Silva
- ❑ [PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA](#)  
Kuangjie Zou, Yifan Zhang, Zicheng Zhang, Guoyu Li, Jianli Chen, Kun Wang, and Jun Yu
- ❑ [PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments](#)  
Jiayi Li, Hongxiao Zhao, Wenshuo Yue, Yihan Fu, Daijing Shi, Anjunyi Fan, Yuchao Yang, and Bonan Yan
- ❑ [AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging](#)  
Enhao Tang, Shun Li, Hao Zhou, Guohao Dai, Jun Lin, and Kun Wang
- ❑ [FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting](#)  
Yuanfang Wang, Yu Li, Jianli Chen, Jun Yu, and Kun Wang

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper




# Papers by Session

- ❑ SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning  
Fábio T. Ramos, Pedro E. F. Realino, A. Wagner, Alex B. Vieira, Ricardo S. Ferreira, and José Augusto M. Nacif
- ❑ Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations  
Anastassis Kapetanakis, Aggelos Ferikoglou, George Anagnostopoulos, and Sotirios Xydis
- ❑ A Resource-Aware Residual-Based Gaussian Belief Propagation Accelerator Toolflow  
Omar Sharif and Christos-Savvas Bouganis
- ❑ UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE  
Yuying Zhang, Sharad Sinha, Jiang Xu, and Wei Zhang
- ❑ RGHT-Q: Reconfigurable GEMM Unit for Heterogeneous-Homogeneous Tensor Quantization  
Seungho Lee, Donghyun Nam, and Jeongwoo Park

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session

## Multi-Partner Projects

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

Sven Argo, Henk Corporaal, Alejandro Garza, Marc Geilen, Manil Dev Gomony, Tim Güneysu, Adrian Marotzke, Fouwad Mir, Jan Richter-Brockmann, Jeffrey Smith, Mottaqiallah Taouil, and Said Hamdioui

- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

Mehdi Tahoori, Jürgen Becker, Jörg Henkel, Wolfgang Kunz, Ulf Schlichtmann, Georg Sigl, Jürgen Teich, and Norbert Wehn

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

Bo Zhou, Mengxi Liu, Sizhen Bian, Daniel Geißler, Paul Lukowicz, Jose Miranda, Jonathan Dan, David Atienza, Mohamed Amine Riahi, Norbert Wehn, Russel Torah, Sheng Yong, Jidong Liu, Stephen Beeby, Magdalena Kohler, Berit Greinke, Junchun Yu, Vincent Nierstrasz, Leila Sheldrick, Rebecca Stewart, Tommaso Nieri, Matteo Maccanti, and Daniele Spinelli


- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

Marko Andjelkovic, Fabian Vargas, Milos Krstic, Luigi Dilillo, Alain Michez, Frederic Wrobel, Davide Bertozi, Mikel Lujan, Christos Georgakidis, Nikolaos Chatzivangelis, Katerina Tsilingiri, Nikolaos Zazatis, Georgios Ioannis Paliaroutis, Pelopidas Tsoumanis, and Christos Sotiriou

- Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things

Jakub Lojda, Josef Strnadel, Pavel Smrz, and Vaclav Simek

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper

# Papers by Session

- ❑ Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)


Bernhard Lippmann, Johanna Baehr, Alexander Hepp, and Horst Gieser

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

Giulio Galderisi, Andreas Kramer, Andreas Fuchsberger, Jose Maria Gonzalez-Medina, Yuxuan He, Lee-Chi Hung, Marrit Jen Hong Li, Julian Kulenkampff, Maximilian Reuter, Lukas Wind, Masiar Sistani, Thomas Mikolajick, Bruno Neckel-Wesling, Marina Deng, Cristell Maneux, Pieter Harpe, Sonia Prado Lopez, Oskar Baumgartner, Chhandak Mukherjee, Eugenio Cantatore, Sandro Carrara, Klaus Hofmann, Walter M. Weber, and Jens Trommer

- ❑ Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

Ilias Papalamprou, Aimilios Leftheriotis, Apostolos Garos, Georgios Gardikis, Maria Christopoulou, George Xilouris, Lampros Argyriou, Antonia Karamatskou, Nikolaos Papadakis, Emmanouil Kalotychos, Nikolaos Chatzivasileiadis, Dimosthenis Masouros, George Theodoridis, and Dimitrios Soudris



Click on a title to see the paper

# Papers by Session


## Focus Session - Designing Secure Space Systems

### □ Designing Secure Space Systems

Zain A. H. Hammadeh, Mohammad Hamad, Andrzej Olchawa, Milenko Starcik,  
Ricardo Fradique, Stefan Langhammer, Manuel Hoffmann, Florian Göhler, Daniel Lüdtke,  
Michael Felderer, and Sebastian Steinhorst

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session

## Logical Analysis and Design

- Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic**  
Lang Feng, Rongjian Liang, and Hongxin Kong
- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis**  
Ruofei Tang, Xuliang Zhu, Lei Chen, Xing Li, Xin Huang, Mingxuan Yuan, and Jianliang Xu
- SimGen: Simulation Pattern Generation for Efficient Equivalence Checking**  
Carmine Rizzi, Sarah Brunner, Alan Mishchenko, and Lana Josipović
- ELMap: Area-Driven LUT Mapping with  $k$ -LUT Network Exact Synthesis**  
Hongyang Pan, Keren Zhu, Fan Yang, Zhufei Chu, and Xuan Zeng
- Application of Formal Methods (SAT/SMT) to the Design of Constrained Codes**  
Sunil Sudhakaran, Clark Barrett, and Mark Horowitz
- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction**  
Jiawei Liu, Zhiyan Liu, Xun He, Jianwang Zhai, Zhengyuan Shi, Qiang Xu, Bei Yu, and Chuan Shi

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

- ❑ Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization  
Isabella Venancia Gardner, Marcel Walter, Yukio Miyasaka, Robert Wille, and Michael Cochez
- ❑ Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer  
Xiangfei Hu, Yuyang Ye, Tinghuan Chen, Hao Yan, and Bei Yu
- ❑ iRw: An Intelligent Rewriting  
Haisheng Zheng, Haoyuan Wu, Zhuolun He, Yuzhe Ma, and Bei Yu
- ❑ Automatic Routing for Photonic Integrated Circuits under Delay Matching Constraints  
Yuchao Wu, Weilong Guan, Yeyu Tong, and Yuzhe Ma
- ❑ ML-Based AIG Timing Prediction to Enhance Logic Optimization  
Wenjing Jiang, Jin Yan, and Sachin S. Sapatnekar

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session


## Design and Test for Machine Learning and Machine Learning for Design and Test

- HyAtten: [Hybrid Photonic-Digital Architecture for Accelerating Attention Mechanism](#)  
Huize Li, Dan Chen, and Tulika Mitra
- SEGA-DCIM: Design [Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support](#)  
Haikang Diao, Haoyi Zhang, Jiahao Song, Haoyang Luo, Yibo Lin, Runsheng Wang, Yuan Wang, and Xiyuan Tang
- SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors  
Mariam Rakka, Jinhao Li, Guohao Dai, Ahmed Eltawil, Mohammed E. Fouda, and Fadi Kurdahi
- Comprehensive RISC-V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation  
Tianyao Lu, Anlin Liu, Bingjie Xia, and Peng Liu
- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point  
Xin Ju, Jun He, Mei Wen, Jing Feng, Yasong Cao, Junzhong Shen, Zhaoyun Chen, and Yang Shi

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

DATE  
2025

- ❑ SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement  
Lei Cai, Guojing Ge, Guibo Zhu, Jixin Zhang, Jinqiao Wang, Bowen Jia, and Ning Xu
- ❑ Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM  
Jiayu Yang, Luyi Guo, Yicheng Li, Wang Wang, Zixu Li, Manni Li, Zijian Huang, Yinyin Lin, Yun Yin, and Hongtao Xu
- ❑ Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework  
Gaurav Kumar, Ashfaq Hussain Shaik, Anjum Riaz, Yamuna Prasad, and Satyadev Ahlawat
- ❑ Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation  
Wenyong Zhou, Zhengwu Liu, Taiqiang Wu, Chenchen Ding, Yuan Ren, and Ngai Wong
- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement  
Wanru Mao, Hanjie Liu, Guangyao Wang, Tianshuo Bai, Jingcheng Gu, Han Zhang, Xitong Yang, Aifei Zhang, Xiaohang Wei, Meng Wang, and Wang Kang


Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session


## Design and Test for Analog and Mixed-Signal Circuits / Systems / MEMS

- INTO-OA: [Interpretable Topology Optimization for Operational Amplifiers](#)  
Jinyi Shen, Fan Yang, Li Shang, Zhaori Bi, Changhao Yan, Dian Zhou, and Xuan Zeng
- Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning  
Davide Basso, Luca Bortolussi, Mirjana Videnovic-Misic, and Husni Habal
- Formally Verifying Analog Neural Networks with Device Mismatch Variations  
Yasmine Abu-Haeyeh, Thomas Bartelsmeier, Tobias Ladner, Matthias Althoff, Lars Hedrich, and Markus Olbrich
- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter  
Hefei Wang, Jianghao Su, Junhe Xue, Haoran Lyu, Junhua Zhang, Longyang Lin, Kai Chen, Lijuan Yang, and Shenghua Zhou
- Time-Domain 3D Electromagnetic Fields Estimation Based on Physics-Informed Deep Learning Framework  
Huifan Zhang, Yun Hu, and Pingqiang Zhou

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




# Papers by Session

DATE  
2025

- ❑ TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers using Generative Adversarial Networks  
YuHao Leng, Jinglin Han, Yining Wang, and Peng Wang
- ❑ Nanoelectromechanical Binary Comparator for Edge-Computing Applications  
Victor Marot, Manu Bala Krishnan, Mukesh Kumar Kulsreshath, Elliott Worsey, Roshan Weerasekera, and Dinesh Pamunuwa
- ❑ Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis  
Siou-Sian Lin, Shih-Yu Chen, Yu-Ping Huang, Tzu-Chuan Lin, Hung-Ming Chen, and Wei-Zen Chen
- ❑ ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies  
Taehoon Kim, Minjeong Kim, Hankyu Chi, Byungjun Kang, Eunji Song, and Woo-Seok Choi
- ❑ Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables  
Subhadip Ghosh, Endalk Y. Gebru, Chandramouli V. Kashyap, Ramesh Harjani, and Sachin S. Sapatnekar

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

- A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA


Kentaro Katoh, Toru Nakura, and Haruo Kobayashi



Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## Design for On-Chip Interconnects

- ❑ HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs  
Klajd Zyla, Marco Liess, Thomas Wild, and Andreas Herkersdorf
- ❑ NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing  
Yi Zhong, Zilin Wang, Yipeng Gao, Xiaoxin Cui, Xing Zhang, and Yuan Wang
- ❑ SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing  
Junbum Park, Yongho Lee, Sungbin Jang, Wonyoung Lee, and Seokin Hong
- ❑ SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs  
Zhidan Zheng, Meng Lian, Mengchu Li, Tsun-Ming Tseng, and Ulf Schlichtmann
- ❑ BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems  
Chongyi Yang, Bohan Hu, Peiyu Chen, Yinyi Liu, Wei Zhang, and Jiang Xu
- ❑ TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters beyond 1000 FPUs  
Diyou Shen, Yichao Zhang, Marco Bertuletti, and Luca Benini

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

- **SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network**  
Yifan Guo, Jiawei Chen, Yexin Li, Yunxiang Zhang, Qing Zhang, Yuhang Zhang, and Yongfu Li
- **Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement**  
Hao Gu, Xinglin Zheng, Youwen Wang, Keyu Peng, Ziran Zhu, and Jun Yang
- **An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis**  
Jinghao Ding, Jiazhi Wen, Hao Tang, Zhaoqi Fu, Mengshi Gong, Yuanrui Qi, Wenxin Yu, and Jinjia Zhou

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

## Test and Verification for Dependability

- Polynomial Formal Verification of Sequential Circuits using Weighted-AIGs**  
Mohamed Nadeem, Chandan Kumar Jha, and Rolf Drechsler
- Word-Level Counterexample Reduction Methods for Hardware Verification**  
Zhiyuan Yan and Hongce Zhang
- Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics**  
Sören Tempel, Tobias Brandt, Christoph Lüth, Christian Dietrich, and Rolf Drechsler
- Efficient SAT-Based Bounded Model Checking of Evolving Systems**  
Sophie Andrews, Matthew Sotoudeh, and Clark Barrett
- High-Throughput SAT Sampling**  
Arash Ardakani, Minwoo Kang, Kevin He, Qijing Huang, and John Wawrzynek
- SMT-Based Repairing Real-Time Task Specifications**  
Anand Yeolekar, Ravindra Metta, and Samarjit Chakraborty
- HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation**  
Quan Cheng, Wang Liao, Ruilin Zhang, Hao Yu, Longyang Lin, and Masanori Hashimoto

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors




# Papers by Session

- ❑ Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory  
Gianmarco Mongelli, Eric Faehn, Dylan Robins, Patrick Girard, and Arnaud Virazel
- ❑ An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems  
Xiaoze Lin, Liyang Lai, Huawei Li, Biwei Xie, and Xingquan Li
- ❑ Spatial Modeling with Automated Machine Learning and Gaussian Process Regression Techniques for Imputing Wafer Acceptance Test Data  
Ming-Chun Wei, Chun-Wei Shen, and Hsun-Ping Hsieh
- ❑ On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging  
Dhruv Thapar, Arjun Chaudhuri, Christopher Bailey, Ravi Mahajan, and Krishnendu Chakrabarty
- ❑ Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract  
Niels Mook, Erwin de Kock, Bas Arts, Soham Chakraborty, and Arie van Deursen
- ❑ FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself  
Rune Krauss, Jan Zielasko, and Rolf Drechsler

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



Click on a title to see the paper



# Papers by Session

## Approximate Computing Solutions

- ❑ Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

Ruicheng Dai, Xuan Wang, Wenhui Liang, Xiaolong Shen, Menghui Xu, Leibin Ni, Gezi Li, and Weikang Qian

- ❑ Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

Huijun Jin, Jieun Lee, Shengmin Piao, Sangmin Seo, Sein Kwon, and Sanghyun Park

- ❑ HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models

Tianfan Peng, Tianhua Xia, Jiajun Qin, and Sai Qian Zhang

- ❑ MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

Heng Liu, Ming Han, Jin Wu, Ye Wang, and Jian Dong


- ❑ Circuits in a Box: Computing High-Dimensional Performance Spaces for Analog Integrated Circuits

Benedikt Ohse, Jürgen Kampe, and Christopher Schneider

- ❑ Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining

Chang Meng, Wayne Burleson, Weikang Qian, and Giovanni De Micheli

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference

Xinkuang Geng, Yunjie Lu, Hui Wang, and Honglan Jiang

- Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

Xinkuang Geng, Siting Liu, Hui Wang, Jie Han, and Honglan Jiang

- EVASION: Efficient KV CAche CompreSsion via PrOduct QuaNtization


Zongwu Wang, Fangxin Liu, Peng Xu, Qingxiao Sun, Junping Zhao, and Li Jiang

- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation

Andrea Belano, Yvan Tortorella, Angelo Garofalo, Luca Benini, Davide Rossi, and Francesco Conti

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session


## System Level Design and Test, Modeling and Verification

- ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy  
Jiapeng Tang, Jianan Mu, Silin Liu, Zizhen Liu, Feng Gu, Xinyu Zhang, Leyan Wang, Shengwen Liang, Jing Ye, Huawei Li, and Xiaowei Li
- PESEC – A Simple Power-Efficient Single Error Correcting Coding Scheme for RRAM  
Shlomo Engelberg and Osnat Keren
- From Gates to SDCs: Understanding Fault Propagation through the Compute Stack  
Odysseas Chatzopoulos, George Papadimitriou, Dimitris Gizopoulos, Harish D. Dixit, and Sriram Sankar
- Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks  
Johannes Geier, Leonidas Kontopoulos, Daniel Mueller-Gritschneider, and Ulf Schlichtmann
- DEAR: Dependable 3D Architecture for Robust DNN Training  
Ashish Reddy Bommana, Farshad Firouzi, Chukwufumnnanya Ogbogu, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty
- Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods  
Jacopo Sini, Mohammadreza Amel Solouki, Massimo Violante, and Giorgio Di Natale

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Session

- Bridging the Gap Between Anomaly Detection and Runtime Verification: H-Classifiers  
Hagen Heermann and Christoph Grimm
- Criticality and Requirement Aware Heterogeneous Coherence for Mixed Criticality Systems  
Safin Bayes and Mohamed Hassan
- Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning  
Nan Wang, Kai Li, Lijun Lu, Zhiwei Zhao, and Zhiyuan Ma
- Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification  
Kota Fukuda, Guanqin Zhang, Zhenya Zhang, Yulei Sui, and Jianjun Zhao
- Towards Coherent Semantics: A Quantitatively Typed EDSL for Synchronous System Design  
Rui Chen and Ingo Sander
- Co-Design of Sustainable Embedded Systems-on-Chip  
Jan Speick, Dominik Walter, Jan Waschkeit, and Jürgen Teich

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Emerging Design Technologies

- ❑ Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

Alptekin Vardar, Franz Müller, Gonzalo Cuñarro, Nellie Laleni, Nandakishor Yadav, and Thomas Kämpfe

- ❑ OpenMFDA: Microfluidic Design Automation in Three Dimensions

Ashton Snelgrove, Daniel Wakeham, Skylar Stockham, Scott R. Temple, and Pierre-Emmanuel Gaillardon

- ❑ CLAIRE: Composable Chiplet Libraries for AI Inference

Pragnya Sudershan Nalla, Emad Haque, Yaotian Liu, Sachin S. Sapatnekar, Jeff Zhang, Chaitali Chakrabarti, and Yu Cao

- ❑ A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

Haoran Lu, Xun Jiang, Yanbang Chu, Ziqiao Xu, Rui Guo, Wanyue Peng, Yibo Lin, Runsheng Wang, Heng Wu, and Ru Huang


- ❑ Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators

Jiyoong Kim, Kang Eun Jeon, Yulhwa Kim, and Jong Hwan Ko

- ❑ DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory

Lanlan Cui, Yichuan Wang, Renzhi Xiao, Miao Li, Xiaoxue Liu, and Xinhong Hei

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025

- Write-Optimized Persistent Hash Index for Non-Volatile Memory

Renzhi Xiao, Dan Feng, Yuchong Hu, Yucheng Zhang, Lanlan Cui, and Lin Wang

- DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

Jungi Hyun, Minseok Seo, Seongho Jeong, Hyuk-Jae Lee, and Xuan Truong Nguyen

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

Kunming Shao, Fengshi Tian, Xiaomeng Wang, Jiakun Zheng, Jia Chen, Jingyu He, Hui Wu, Jinbo Chen, Xihao Guan, Yi Deng, Fengbin Tu, Jie Yang, Mohamad Sawan, Tim Kwang-Ting Cheng, and Chi-Ying Tsui

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Session

## Late Breaking Results

- Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology  
Yukai Chen, Subrat Mishra, Julien Ryckaert, Dwaipayan Biswas, and James Myers
- Late Breaking Results: Physical Co-Design for Field-Coupled Nanocomputing  
Simon Hofmann, Marcel Walter, and Robert Wille
- Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors  
Luca Colagrande, Jayanth Jonnalagadda, and Luca Benini
- Late Breaking Results: Is Reconfigurable-Based Obfuscation Secure?  
Zain Ul Abideen, Levent Aksoy, and Samuel Pagliarini
- Late Breaking Results: SoC-FPGA HW Trojan Leaking Data through EM Covert Channel  
Marie-Aïnhoa Nicolas, Jordane Lorandel, and Christophe Moy
- Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions using Data Mining Techniques  
Mohammad Reza Heidari Iman, Sergio Vinagrero Gutierrez, Elena-Ioana Vatajelu, and Giorgio Di Natale

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Session

DATE  
2025

- ❑ Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2

Shivam Bhasin, Dirmanto Jap, Prasanna Ravi, Marina Krček, and Stjepan Picek

- ❑ Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators

Filip Masar, Vojtech Mrazek, and Lukas Sekanina

- ❑ Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs


P. Bernardi, B. Borio, G. Insinga, B. Mendicino, M. Battilana, M. Coppetta, N. Mautone, P. Scaramuzza, F. Tengler, and R. Ullmann

- ❑ Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

Manolis Katsaragakis, Orfeas Filippopoulos, Christos Sad, Dimosthenis Masouros, Dimitrios Spatharakis, Ioannis Dimolitsas, Nikos Filinis, Anastasios Zafeiropoulos, Kostas Siozios, Dimitrios Soudris, and Symeon Papavassiliou

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

Mohammad Hamad, Michael Kühr, Haralambos Mouratidis, Eleni-Maria Kalogeraki, Christos Gizelis, Dimitris Papanikas, Athanasios Bountiokos-Spinaris, Charilaos Skandylas, Evangelos Raptis, Andreas Alexopoulos, Grigoris Chrysos, Mina Marmpena, Sevasti Politi, Konstantinos Lieros, Papagiannopoulos Nikolaos, Iordanis Xanthopoulos, Spyros Papastergiou, Sotiris Ioannidis, Mikael Asplund, Marc-Oliver Pahl, and Sebastian Steinhorst



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Session

DATE  
2025



Main Menu

Conference

Sessions

Authors

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project**  
Cristina Silvano, Fabrizio Ferrandi, Serena Curzel, Daniele Ielmini, Stefania Perri, Fanny Spagnolo, Pasquale Corsonello, Sebastiano Fabio Schifano, Cristian Zambelli, Angelo Garofalo, Francesco Conti, and Luca Benini
- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services**  
Ioannis Chrysakis, Evangelos Agorogiannis, Nikoleta Tsampanaki, Michalis Vourtzoumis, Eva Chondrodima, Yannis Theodoridis, Domen Mongus, Ben Capper, Martin Wagner, Aris Sotiropoulos, Fábio André Coelho, Cláudia Vanessa Brito, Panos Protopapas, Despina Brasinika, Ioanna Fergadiotou, and Christos Doulkeridis
- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations**  
Panagiota Nikolaou, Antonis Savva, Ioannis Sorokos, Koorosh Aslansefat, Sondess Missaoui, Akram Mohammed Naveed, Daniel Hillen, Marc Lorenz, Martin D. Walker, Manos Papoutsakis, Simos Gerasimou, Panayiotis Kolios, Yiannis Papadopoulos, Jan Reich, Sotiris Ioannidis, and Maria K. Michael
- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective**  
Francesca Palumbo, Francesco Ratto, Claudio Rubattu, Maria Katiuscia Zedda, Tiziana Fanni, Veena Rao, Bart Driessen, and Jeronimo Castrillon
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers**  
Oguzhan Herkiloğlu, Ali Serdar Atalay, İbrahim Arif, Salih Ergün, and Alper Kanak

Click on a title to see the paper



# Papers by Session

- Multi-Partner Project: Resilient Time-Sensitive Networks (ResTSN)


Marc Boyer and Rafik Henia



Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors


DATE  
2025

A B C D E F G H I  
J K L M N O P Q R  
S T U V W X Y Z



Colored letters are active links to the index.

Main Menu  
Conference  
Sessions  
Authors



# Authors

## A

- Abich, Geancarlo
- Aboushady, Hassan
- Abu-Haeyeh, Yasmine
- Acquaviva, Andrea
- Adegbija, Tosiron
- Adnan, Muhammad
- Afentaki, Florentia
- Afifi, Salma
- Agarwal, Abhinav
- Aggarwal, Shivam
- Agorogiannis, Evangelos
- Agostini, Nicolas Bohm
- Ahlawat, Satyadev
- Ahmed, Sabbir

- Aikata, Aikata
- Aksanova, Tetiana
- Aksoy, Levent
- Al Faruque, Mohammad Abdullah
- Alam, Manaar
- Alam, Shamiul
- Alexopoulos, Andreas
- Al-Hasan, Tamim M.
- Ali, Muhammad Toqeer
- Ali, Rashid
- Ali, Sami Ben
- Aliyev, Ilkin
- Althoff, Matthias
- Alvarez, Luis Bertran
- Amarnath, Chandramouli

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




# Authors

DATE  
2025

- Amrouch, Hussam
  - Amsaad, Fathi
  - An, Hong
  - Anagnostopoulos, George
  - Anagnostopoulos, Iraklis
  - Andjelkovic, Marko
  - Andrews, Sophie
  - Andriamisaina, Caaliph
  - Anghel, Lorena
  - Angizi, Shaahin
  - Ardkani, Arash
  - Argo, Sven
  - Argyriou, Lampros
  - Arif, İbrahim
  - Arts, Bas
  - Ascia, Giuseppe
  - Asifuzzaman, Kazi
  - Aslansefat, Koorosh
  - Asplund, Mikael
  - Atalay, Ali Serdar
  - Atienza, David
  - Atli, Oguz
  - Aversa, Alec
  - Aziz, Ahmedullah
  - Azzoni, Paolo
- 
- B**
- Baehr, Johanna
  - Baek, Donkyu
  - Bagade, Priyanka

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Bahi, Mohamed Alla Eddine
- Bai, Shuhan
- Bai, Tianshuo
- Bai, Wenqiang
- Bailey, Christopher
- Balaskas, Konstantinos
- Balasubramaniam, Abhishek
- Bao, Han
- Barkam, Hamza Errahmouni
- Baroffio, Davide
- Barrett, Clark
- Bartelsmeier, Thomas
- Bartolini, Andrea
- Bartolomucci, Michelangelo
- Basso, Davide
- Bastian, Nathaniel D.
- Bastoni, Andrea
- Battilana, M.
- Battistello, Alberto
- Bauer, Lars
- Baumgartner, Oskar
- Bayar, Dilara
- Bayes, Safin
- Bayhurst, Felix
- Becker, Jürgen
- Beeby, Stephen
- Begovic, Amir
- Beigl, Michael
- Beigne, Edith
- Belano, Andrea

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- [Bellassai, Davide](#)
- [Belli, Laura](#)
- [Belviranli, Mehmet E.](#)
- [Bendrick, Alex](#)
- [Benes, Vlastimil](#)
- [Benini, Luca](#)
- [Benkhelifa, Mahdi](#)
- [Benoit, Pascal](#)
- [Benz, Thomas](#)
- [Berardinelli, Luca](#)
- [Berekovic, Mladen](#)
- [Berent, Lucas](#)
- [Bernardi, P.](#)
- [Bernier, Téo](#)
- [Bertacco, Valeria](#)
- [Bertoni, Guido](#)
- [Bertozzi, Davide](#)
- [Bertuletti, Marco](#)
- [Besias, Spyridon](#)
- [Bhandari, Jitendra](#)
- [Bhasin, Shivam](#)
- [Bhattacharjee, Debjyoti](#)
- [Bi, Zhaori](#)
- [Bian, Sizhen](#)
- [Biondani, Francesco](#)
- [Biondi, Alessandro](#)
- [Bishnoi, Rajendra](#)
- [Biswas, Dwaipayan](#)
- [Biyani, Yashvardhan](#)
- [Blanton, Shawn](#)

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Bochem, Severin
- Boesch, Thomas
- Bombieri, Nicola
- Bommana, Ashish Reddy
- Boning, Duane S.
- Borio, B.
- Bortolussi, Luca
- Bosbach, Nils
- Bouganis, Christos-Savvas
- Boukhobza, Jalil
- Bountiukos-Spinaris, Athanasios
- Boybat, Irem
- Boyer, Marc
- Bozoukov, Matthew
- Brandt, Tobias
- Brasinika, Despina
- Brebels, Steven
- Bringmann, Oliver
- Brito, Cláudia Vanessa
- Brooks, David
- Bruneliere, Hugo
- Brunner, Sarah
- Bublitz, Lucas
- Bucaioni, Alessio
- Burgholzer, Lukas
- Burleson, Wayne
- Burr, Geoffrey W.
- Burrello, Alessio
- Busch, Stephen
- Buschjäger, Sebastian

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025


- Bushi, Joan
- Byeon, Gwangeun

## C

- Cai, Lei
- Cai, Li
- Cai, Ye
- Cai, Zhigang
- Cannon, William R.
- Cantatore, Eugenio
- Cantoro, Riccardo
- Cao, Qiang
- Cao, Qilin
- Cao, Yasong
- Cao, Yongxiang
- Cao, Yu

- Capogrosso, Luigi
- Capper, Ben
- Cappetta, Carmine
- Carloni, Luca P.
- Carmona, Mikael
- Carrara, Sandro
- Casini, Daniel
- Castrillon, Jeronimo
- Catania, Vincenzo
- Catthoor, Francky
- Chakrabarti, Chaitali
- Chakrabarty, Krishnendu
- Chakraborty, Samarjit
- Chakraborty, Soham
- Chang, Chen-Chia

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Chang, Shih-Chieh
- Chang, Yong-Fong
- Chang, Yuan-Hao
- Chatterjee, Abhijit
- Chatzivangelis, Nikolaos
- Chatzivasileiadis, Nikolaos
- Chatzopoulos, Odysseas
- Chaudhuri, Arjun
- Chauhan, Jagmohan
- Chauhan, Yogesh S.
- Chehaibar, Ghassan
- Chen, Boyan
- Chen, Dan
- Chen, Gang
- Chen, Hao
- Chen, Hao-Yun
- Chen, Hung-Ming
- Chen, Jeff
- Chen, Jia
- Chen, Jianli
- Chen, Jiawei
- Chen, Jinbo
- Chen, Jintao
- Chen, Kai
- Chen, Kuan-Hsun
- Chen, Lei
- Chen, Li-Wei
- Chen, Luke
- Chen, Peiyu
- Chen, Peng

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Chen, Peng-Wen
- Chen, Po-Shao
- Chen, Po-Yu
- Chen, Renhai
- Chen, Renzhi
- Chen, Rui
- Chen, Ruiqi
- Chen, Shih-Yu
- Chen, Tinghuan
- Chen, Wei
- Chen, Weichong
- Chen, Wei-Zen
- Chen, Xiaobai
- Chen, Xinhua
- Chen, Yang
- Chen, Yi-Jung
- Chen, Yiming
- Chen, Yiran
- Chen, Yu-Hsuan
- Chen, Yukai
- Chen, Yung-Chih
- Chen, Zhangyu
- Chen, Zhaoyun
- Chen, Zhengrui
- Chen, Zhonghao
- Chen, Zhuo
- Chen, Ziang
- Chen, Ziming
- Cheng, Chi
- Cheng, Feng

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors




# Authors

- Cheng, Hsiang-Chun
- Cheng, Hsiang-Yun
- Cheng, Jian
- Cheng, Quan
- Cheng, Tim Kwang-Ting
- Cheng, Yuanqing
- Cheng, Yu-Chen
- Chersi, Fabian
- Chi, Hankyu
- Chlibkova, Daniela
- Cho, Jinoh
- Choe, Jeongin
- Choi, Woo-Seok
- Choi, Youjin
- Chondrodima, Eva
- Christopoulou, Maria
- Chrysakis, Ioannis
- Chrysos, Grigorios
- Chu, Yanbang
- Chu, Zhufei
- Chuang, Yu-Chuan
- Chung, Kiho
- Chung, William Youngwoo
- Chwa, Hoon Sung
- Cilardo, Alessandro
- Cishugi, Elijah Seth
- Cochez, Michael
- Coelho, Fábio André
- Colagrande, Luca
- Combemale, Benoit

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Cong, Peijin
  - Conkel, Mason
  - Conti, Francesco
  - Coppetta, M.
  - Corporaal, Henk
  - Corsonello, Pasquale
  - Coskun, Ayse K.
  - Couet, Sebastien
  - Crea, James
  - Cristani, Marco
  - Cui, Lanlan
  - Cui, Xiaoxin
  - Cui, Yifei
  - Cuñarro, Gonzalo
  - Cupaiuolo, Teo
  - Curzel, Serena
- 
- D**
- da Silva, Bruno
  - Dagli, Ismet
  - Dai, Guohao
  - Dai, Ruicheng
  - Dai, Wenhao
  - Dall'Ora, Nicola
  - Dan, Jonathan
  - Dan, Soham
  - Danger, Jean-Luc
  - Darabi, Nastaran
  - Das, Anup
  - Das, Palash
  - Das, Siddharth

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Datta, Kamalika
- Davoli, Luca
- Davoodi, Azadeh
- de Kock, Erwin
- De Micheli, Gabrielle
- De Micheli, Giovanni
- De Silva, Udara
- De Venuto, Daniela
- Delacour, Corentin
- Demicoli, Julian
- Demrozi, Florenc
- Deng, Kaijiang
- Deng, Lishuo
- Deng, Marina
- Deng, Quan
- Deng, Yi
- Derrien, Steven
- Dhilipkumar, M.
- Di Matteo, Stefano
- Di Natale, Giorgio
- Diao, Haikang
- Diaz-Fortuny, Javier
- Diermeyer, Frank
- Dietrich, Benedikt
- Dietrich, Christian
- Dilillo, Luigi
- Dimitrakopoulos, George
- Dimolitsas, Ioannis
- Ding, Bo
- Ding, Chenchen

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Ding, Jinghao
  - Ding, Qi
  - Diware, Sumit
  - Dixit, Harish D.
  - Doan, Nguyen Anh Vu
  - Dolmeta, Alessandra
  - Dong, Burong
  - Dong, Dezun
  - Dong, Jian
  - Dong, Jiangbin
  - Dong, Tianchu
  - Dong, Yichao
  - Dong, Yingzhou
  - Dong, Yunhao
  - Donyanavard, Bryan
  - Doppa, Janardhan Rao
  - Doulkeridis, Christos
  - Drechsler, Rolf
  - Drewniok, Jan
  - Driessens, Bart
  - Du, Haonan
  - Du, Heshan
  - Du, Nan
  - Du, Yajuan
  - Du, Zelin
  - Du, Zidong
  - Dutertre, Jean-Max
- 
- E**
- Ebrahimabadi, Mohammad
  - Eckel, Andreas

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Ecker, Wolfgang
- Egert, Florian
- Eichler, Guy
- Ejaz, Ahsen
- El Maghraoui, Kaoutar
- Elgamal, Mariam
- Elsharkawy, Amr
- Eltawil, Ahmed
- Engelberg, Shlomo
- Eramo, Romina
- Erdoganmus, Alim Kerem
- Ergün, Salih
- Ernst, Rolf
- Espes, David
- Evans, Adrian

## F

---

- Faehn, Eric
- Fan, Anjunyi
- Fan, Dongrui
- Fan, Haoyang
- Fan, Yi
- Fan, Yuchen
- Fan, Zhihua
- Fang, Liang
- Fang, Zhigang
- Fanni, Tiziana
- Farokhnejad, Anita
- Fasfous, Nael
- Felderer, Michael
- Feldner, Ingo

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Feng, Dan
- Feng, Jing
- Feng, Lang
- Feng, Songyu
- Fergadiotou, Ioanna
- Ferikoglou, Aggelos
- Ferrandi, Fabrizio
- Ferrari, Gianluigi
- Ferraro, Donato
- Ferreira, Ricardo S.
- Ferro, Elena
- Fey, Goerschwin
- Filinis, Nikos
- Filip, Silviu-Ioan
- Filippopoulos, Orfeas
- Fiore, Marco
- Firouzi, Farshad
- Fischer, Bernhard
- Fischer, Tim
- Folkerts, Lars Wolfgang
- Fornaciari, William
- Foster, Harry
- Fouda, Mohammed E.
- Fraccaroli, Enrico
- Fradique, Ricardo
- Frickenstein, Alexander
- Frickenstein, Lukas
- Fu, Bangqi
- Fu, Yihan
- Fu, Yuxiang

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Fu, Zhaoqi
- Fuchsberger, Andreas
- Fukuda, Kota
- Fummi, Franco


## G

---

- Gaiardelli, Sebastiano
- Gaillardon, Pierre-Emmanuel
- Galderisi, Giulio
- Gamil, Homer
- Gao, Dingchao
- Gao, Mingyu
- Gao, Yipeng
- Gao, Yiwen
- Gao, Zhengqi
- Gardikis, Georgios

- Gardner, Isabella Venancia
- Garofalo, Angelo
- Garos, Apostolos
- Garza, Alejandro
- Ge, Guojing
- Gebru, Endalk Y.
- Geißler, Daniel
- Geier, Johannes
- Geilen, Marc
- Gelati, Fabio
- Geng, Hao
- Geng, Xinkuang
- Georgakidis, Christos
- Georgoulas, Dimosthenis
- Gerasimou, Simos

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Germiniani, Samuele
- Ghafourian, Yasin
- Ghasempuri, Tara
- Gheshlaghi, Tara
- Ghosh, Subhadip
- Gieser, Horst
- Girard, Patrick
- Gizelis, Christos
- Gizopoulos, Dimitris
- Goel, Bhavishya
- Göhler, Florian
- Gokmen, Tayfun
- Gomony, Manil Dev
- Gong, Mengshi
- Gonul, Yilmaz Ege
- Gonzalez-Medina, Jose Maria
- Gopalan, Badri
- Goyal, Anadi
- Greinke, Berit
- Grey-Stewart, Danielle
- Grimm, Christoph
- Große, Daniel
- Gu, Cheng
- Gu, Feng
- Gu, Hao
- Gu, Jiaqi
- Gu, Jingcheng
- Gu, Zhen
- Guan, Weilong
- Guan, Xihao

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Gufran, Danish
- Guilley, Sylvain
- Güneysu, Tim
- Guo, Feng
- Guo, Luyi
- Guo, Qian
- Guo, Qingyu
- Guo, Rui
- Guo, Wenzhe
- Guo, Xiaorang
- Guo, Yang
- Guo, Yifan
- Guo, Yuanbo
- Guo, Zhandong
- Guo, Zizheng

- Gutierrez, Sergio  
Vinagrero
  - Gutt, Thomas
- 
- H**
  - Habal, Husni
  - Hajikhodaverdian,  
Mohammadamin
  - Hamad, Ghaith Bany
  - Hamad, Mohammad
  - Hamdioui, Said
  - Hammadeh, Zain A. H.
  - Hammam, Hazem H.
  - Han, Dengke
  - Han, Jie
  - Han, Jinglin
  - Han, Meng

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Han, Ming
- Han, Sanghyeok
- Han, Sukhyun
- Han, Yaochen
- Hanselaar, C. A. J.
- Hansen, Jonas
- Hao, Qinfen
- Haque, Emad
- Harjani, Ramesh
- Harpe, Pieter
- Hashimoto, Masanori
- Hasler, Jennifer
- Hassan, Mohamed
- He, Jingyu
- He, Jun
- He, Kevin
- He, Shuiyi
- He, Songhuan
- He, Wei
- He, Xun
- He, Yunqi
- He, Yuting
- He, Yuxuan
- He, Zhangying
- He, Zhezhi
- He, Zhuolun
- Hecht, Leon
- Hedrich, Lars
- Heermann, Hagen
- Hefenbrock, Michael

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Hei, Xinhong
- Hemaram, Surendra
- Henia, Rafik
- Henkel, Jörg
- Hepp, Alexander
- Herkersdorf, Andreas
- Herkiloğlu, Oguzhan
- Herr, Anna
- Herr, Quentin
- Hillen, Daniel
- Hills, Gage
- Hinderling, Nora
- Hirner, Florian
- Ho, Chia-Tung
- Hoffmann, Manuel
- Hofmann, Klaus
- Hofmann, Simon
- Hollenbach, Jonathan
- Hong, Ruida
- Hong, Seokin
- Hong, Xin
- Hopf, Patrick
- Horowitz, Mark
- Hou, Yayue
- Hsieh, Hsun-Ping
- Hu, Bohan
- Hu, Ke
- Hu, Qinghao
- Hu, Sharon
- Hu, Xiangfei

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Hu, Xiaolu
- Hu, Yuchong
- Hu, Yun
- Hua, Yu
- Huang, Dong
- Huang, Jian
- Huang, Jiechen
- Huang, Kecheng
- Huang, Libo
- Huang, Linpeng
- Huang, Michael
- Huang, Qianqian
- Huang, Qijing
- Huang, Rena
- Huang, Ru
- Huang, Shan
- Huang, Shanshi
- Huang, Shiyuan
- Huang, Shuaibo
- Huang, Xin
- Huang, Yu-Ping
- Huang, Zhengfeng
- Huang, Ziang
- Hubalek, Jaromir
- Hung, Jing-Jia
- Hung, Lee-Chi
- Hwang, Chanwook
- Hwang, Gyu Weon
- Hwang, TingTing
- Hyun, Eunjae

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

Hyun, Jungi

I

Ielmini, Daniele

Ige, Afolabi

Iman, Mohammad Reza  
Heidari

Imani, Mohsen

İnanç, Serhat Ege

Insinga, G.

Ioannidis, Sotiris

Islamoglu, Gamze

Itagi, Anirudh

J

Jakkamsetti, Sashidhar

Jan, Mathieu

Jang, Hyun Jae

Jang, Jaeyong

Jang, Myeongjae

Jang, Shinhyoung

Jang, Sungbin

Jap, Dirmanto

Jayasinghe, Nethmi

Jayasuriya, Dinithi

Jebali, Fatma

Jeon, Kang Eun

Jeong, Doo Seok

Jeong, Sangbeom

Jeong, Seongho

Jeong, SungHeon

Jeong, YeonJoo


Main Menu

Conference

Sessions

Authors

Click on a name for a list of papers



# Authors

- Jha, Chandan Kumar
- Ji, Shuya
- Ji, Yixi
- Jia, Bowen
- Jia, Jingyu
- Jia, Tianyu
- Jiang, Honglan
- Jiang, Hongwu
- Jiang, Hongxu
- Jiang, Jianfei
- Jiang, Li
- Jiang, Linfeng
- Jiang, Qingcai
- Jiang, Wangjin
- Jiang, Wenjing
- Jiang, Xiaohan
- Jiang, Xun
- Jiang, Zijun
- Jin, Huijun
- Jin, SeongMin
- Jin, Wei
- Jin, Yier
- Jin, Yufang
- Jin, Zhou
- Jing, Naifeng
- Jo, Joongho
- Joardar, Bires Kumar
- Joffrion, Josh
- Johnson, Connah G. M.
- Jonack, Rocco

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Jonnalagadda, Jayanth
- Josephsen, Nathan
- Josipović, Lana
- Ju, Xin
- Julian, Pedro
- Jung, Victor J. B.
- Jünger, Lukas


## K

---

- Kafali, Ali
- Kai, Shixiong
- Kalogeraki, Eleni-Maria
- Kalotychos, Emmanouil
- Kampe, Jürgen
- Kämpfe, Thomas
- Kanak, Alper

- Kanduri, Anil
- Kang, Byungjun
- Kang, Do Yeong
- Kang, Ki-Dong
- Kang, Minwoo
- Kang, Seokhyeong
- Kang, Thomas
- Kang, Wang
- Kao, Hsu
- Kapetanakis, Anastassis
- Kar, Anirban
- Kar, Gouri Sankar
- Karamatskou, Antonia
- Karatzas, Andreas
- Karimi, Naghmeh

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Karri, Ramesh
- Kashyap, Chandramouli V.
- Katoh, Kentaroh
- Katsaragakis, Manolis
- Käyrä, Matti
- Kelefouras, Vasilios
- Keramidas, Georgios
- Keren, Osnat
- Kestelman, Adrian Cristal
- Ketkar, Mahesh
- Khdr, Heba
- Khelladi, Djamel Eddine
- Kim, Bogil
- Kim, Bokyung
- Kim, Daehoon
- Kim, Dohun
- Kim, Dohyun
- Kim, Donguk
- Kim, Hyeonjin
- Kim, Hyun
- Kim, Hyunmin
- Kim, Inho
- Kim, Jae-Joon
- Kim, Jaewook
- Kim, Jang Hyun
- Kim, Jesung
- Kim, Jicheon
- Kim, Jinhee
- Kim, Jiseung
- Kim, Jiyoong

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Kim, Minjeong
- Kim, Munhyeon
- Kim, Sangyeon
- Kim, Seohyun
- Kim, Seongwook
- Kim, Sihyun
- Kim, Soontae
- Kim, Taehoon
- Kim, Taehwan
- Kim, Yeseong
- Kim, Youngchae
- Kim, Youngil
- Kim, Yulhwa
- Kingston, David
- Kirca, Yunus Sabri
- Knechtel, Johann
- Ko, Jong Hwan
- Kobayashi, Haruo
- Koenig, Cyril
- Kohler, Magdalena
- Kokhazadeh, Milad
- Kolios, Panayiotis
- Kong, David
- Kong, Hongxin
- Kontopoulos, Leonidas
- Koo, Gunjae
- Köse, Selçuk
- Kosta, Adarsh Kumar
- Kramer, Andreas
- Krauss, Rune

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Krček, Marina
  - Krieger, Florian
  - Krishna, Tushar
  - Krishnan, Manu Bala
  - Kristmundsson, Arnór
  - Krstic, Milos
  - Krupp, Lukas
  - Ku, Jonathan
  - Kuhn, Michael
  - Kühr, Michael
  - Kulenkampff, Julian
  - Kulsreshath, Mukesh Kumar
  - Kumar, Divake
  - Kumar, Gaurav
  - Kumar, M. M. Selva
  - Kumawat, Hemant
  - Kundu, Debraj
  - Kundu, Joyjit
  - Kung, Jaeha
  - Kunz, Wolfgang
  - Kurdahi, Fadi
  - Kwak, Jungyoun
  - Kwon, Hyoukjun
  - Kwon, Osang
  - Kwon, Sein
  - Kyriazidis, Georgios
- 
- Ladner, Tobias
  - Lai, Liyang
  - Lai, Mingche

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- [Laleni, Nellie](#)
- [Lan, Shunxiang](#)
- [Langhammer, Stefan](#)
- [Larsen, Kim G.](#)
- [Le Roy, Frédéric](#)
- [Lee, Hunjong](#)
- [Lee, Hyuk-Jae](#)
- [Lee, Hyunsei](#)
- [Lee, Inhwon](#)
- [Lee, Jehun](#)
- [Lee, Jieun](#)
- [Lee, Jihun](#)
- [Lee, Jongmin](#)
- [Lee, Junyoung](#)
- [Lee, Kyeong Seok](#)
- [Lee, Seungho](#)
- [Lee, Seungil](#)
- [Lee, Suyoun](#)
- [Lee, Wonyoung](#)
- [Lee, Yongho](#)
- [Lee, Yoonmyung](#)
- [Lee, Yu-Che](#)
- [Lee, Zong-Ze](#)
- [Leftheriotis, Aimilios](#)
- [Lehmann, Can Joshua](#)
- [Lemarchand, Laurent](#)
- [Lemieux, Guy](#)
- [Leng, YuHao](#)
- [Leone, Gianluca](#)
- [Leupers, Rainer](#)

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Li, Bing
- Li, Cai
- Li, Chengtai
- Li, Chenjin
- Li, Gang
- Li, Gezi
- Li, Guoyu
- Li, Hai "Helen"
- Li, Haiyun
- Li, Haomin
- Li, Hongou
- Li, Huawei
- Li, Huimin
- Li, Huize
- Li, Ji
- Li, Jiayi
- Li, Jindong
- Li, Jing
- Li, Jingjin
- Li, Jinhao
- Li, Jinnuo
- Li, Jun
- Li, Kai
- Li, Liying
- Li, Manni
- Li, Marrit Jen Hong
- Li, Meng
- Li, Mengchu
- Li, Miao
- Li, Sanjiang

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Li, Shaoqi
- Li, Shaoxuan
- Li, Shu
- Li, Shun
- Li, Tenglong
- Li, Tianyi
- Li, Tingting
- Li, Wenming
- Li, Wentong
- Li, Xiangyu
- Li, Xiaolin
- Li, Xiaowei
- Li, Xing
- Li, Xingquan
- Li, Xinmiao
- Li, Xinyu
- Li, Xueqing
- Li, Yexin
- Li, Yicheng
- Li, Yongfu
- Li, Yonghua
- Li, Yongjiang
- Li, You
- Li, Yu
- Li, Yuan
- Li, Yuecheng
- Li, Yunhui
- Li, Zixu
- Lian, Meng
- Liang, Chaoqun

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Liang, Jiawei
- Liang, Ling
- Liang, Rongjian
- Liang, Shengwen
- Liang, Wenhui
- Liang, Xiaoyao
- Liao, Jianwei
- Liao, Wang
- Liao, Xiangke
- Libro, Mario
- Lieros, Konstantinos
- Liess, Marco
- Liljeberg, Pasi
- Lim, Dhoui
- Lim, Taesoo
- Limaye, Ankur
- Lin, Ing-Chao
- Lin, Jai-Ming
- Lin, Jia-Wei
- Lin, Jun
- Lin, Longyang
- Lin, Nan-Chu
- Lin, Siou-Sian
- Lin, Tzu-Chuan
- Lin, Xiaolong
- Lin, Xiaoze
- Lin, Yibo
- Lin, Yu-En
- Lin, Zijian Huang Yinyin
- Ling, Jiayao

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Ling, Ming
- Lippmann, Bernhard
- Liu, Anlin
- Liu, Dancheng
- Liu, Dongsheng
- Liu, Fangxin
- Liu, Hanjie
- Liu, Hao
- Liu, Heng
- Liu, Hongwei
- Liu, Huichu
- Liu, Jacqueline T.
- Liu, Jialin
- Liu, Jiawei
- Liu, Jiayu
- Liu, Jidong
- Liu, Jinguo
- Liu, Kang
- Liu, Lihao
- Liu, Liu
- Liu, Lixin
- Liu, Mengxi
- Liu, Mingjie
- Liu, Peng
- Liu, Pengju
- Liu, Qiankun
- Liu, Shuailong
- Liu, Shuanglong
- Liu, Silin
- Liu, Siting

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Liu, Tianyu
- Liu, Tong
- Liu, Wei
- Liu, Xianping
- Liu, Xiaoxue
- Liu, Yanfang
- Liu, Yang
- Liu, Yaotian
- Liu, Yijin
- Liu, Yinyi
- Liu, Yi-Yu
- Liu, Yong
- Liu, Yongchao
- Liu, Yongpan
- Liu, Zechun
- Liu, Zhengwu
- Liu, Zhenyu
- Liu, Zheyu
- Liu, Zhiyan
- Liu, Zhouquan
- Liu, Zizhen
- Löhr, Tobias
- Loiseau, Antoine
- Lojda, Jakub
- Lopez, Jesus
- Lopez, Kevin
- Lopez, Sonia Prado
- López, Tomás Antonio
- Lora, Michele
- Lorandel, Jordane

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Lorenz, Marc
  - Louri, Ahmed
  - Lu, Beisi
  - Lu, Haodong
  - Lu, Haoran
  - Lu, Jingwei
  - Lu, Lijun
  - Lu, Linhao
  - Lu, Liqiang
  - Lu, Tianyao
  - Lu, Yunjie
  - Lüdtke, Daniel
  - Lujan, Mikel
  - Lukowicz, Paul
  - Luo, Haowen
  - Luo, Haoyang
  - Luo, Li
  - Luo, Xiapu
  - Luo, Yang
  - Lüth, Christoph
  - Lv, Chenyang
  - Lv, Yuanqiu
  - Lyu, Dongxu
  - Lyu, Haoran
  - Lyu, Yangdi
- M**
- 
- Ma, Chenlin
  - Ma, Jun
  - Ma, Kwondo
  - Ma, Mengyang

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Ma, Pingchuan
- Ma, Yehan
- Ma, Yiming
- Ma, Yuzhe
- Ma, Zhiyuan
- Maboud, Yassaman Ebrahimzadeh
- Maccanti, Matteo
- Macii, Enrico
- Mahajan, Divya
- Mahajan, Ravi
- Mahmoud, Abdulrahman
- Mai, Ken
- Mallah, Maen
- Mallya, Neethu Bal
- Maneux, Cristell
- Maniatakos, Michail
- Mankali, Lakshmi Likhitha
- Manoni, Simone
- Mao, Wanru
- Mao, Yunlong
- Mao, Zhigang
- Marinelli, Tommaso
- Marmpena, Mina
- Marongiu, Andrea
- Marot, Victor
- Marotzke, Adrian
- Martín, Laura Gutiérrez
- Martina, Maurizio
- Martis, Luca
- Masar, Filip

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- [Masera, Guido](#)
- [Masouros, Dimosthenis](#)
- [Massa, Riccardo](#)
- [Masukawa, Ryozo](#)
- [Mattioli, Veronica](#)
- [Mauderer, Andreas](#)
- [Mautone, N.](#)
- [Mayahinia, Mahta](#)
- [Mazonka, Oleg](#)
- [McCrabb, Andrew](#)
- [McDonald-Maier, Klaus D.](#)
- [Meloni, Paolo](#)
- [Mendicino, B.](#)
- [Meng, Chang](#)
- [Meng, Yuan](#)
- [Mercogliano, Stefano](#)
- [Merrett, Geoff](#)
- [Metta, Ravindra](#)
- [Michael, Maria K.](#)
- [Michez, Alain](#)
- [Miele, Antonio](#)
- [Mikolajick, Thomas](#)
- [Miller, Nathan Eli](#)
- [Min, Kyungjun](#)
- [Ming, Jingdian](#)
- [Miniskar, Narasinga Rao](#)
- [Mir, Fouwad](#)
- [Miranda, Jose](#)
- [Miro-Panades, Ivan](#)
- [Mishchenko, Alan](#)

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Mishra, Prabhat
- Mishra, Subrat
- Missaoui, Sondess
- Mitra, Tulika
- Mittal, Sparsh
- Miyasaka, Yukio
- Mohan, Prashanth
- Mohapatra, Debabrata
- Moitra, Abhishek
- Mongelli, Gianmarco
- Mongiello, Marina
- Mongus, Domen
- Montiel-Nelson, Juan A.
- Mook, Niels
- Moradi, Amir
- Moreira, Matheus Trevisan
- Morge-Rollet, Louis
- Mori, Pierpaolo
- Morris, Jalil
- Moualhi, Amira
- Mouratidis, Haralambos
- Moy, Christophe
- Mrazek, Vojtech
- Mu, Jianan
- Mueller-Gritschneider, Daniel
- Mugdho, Sohan Salahuddin
- Mukherjee, Chhandak
- Mukhopadhyay, Saibal

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Müller-Both, Rasmus
- Müller, Franz
- Müller, Jörg
- Müller, Markus
- Muneer, Badar
- Muttillo, Vittoriano
- Myers, James


## N

---

- Na, Minhyoung
- Nacif, José Augusto M.
- Nadeem, Mohamed
- Naeemi, Azad J.
- Naim, Belal Abu
- Nair, Harideep
- Nair, Prashant J.

- Nakura, Toru
- Nalla, Pragnya Sudershan
- Nam, Donghyun
- Nam, Haejin
- Nam, Yujin
- Nandal, Deeksha
- Narang, Gaurav
- Nardi, Alessandra
- Nassar, Hassan
- Nassereldine, Amir
- Naveed, Akram Mohammed
- Nayan, Md Mizanur Rahaman
- Nayar, Vishal
- Nechi, Anouar

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Neckel-Wesling, Bruno
  - Nelissen, Geoffrey
  - Nemcova, Andrea
  - Neves, Nuno
  - Ng, Samuel Sze Hang
  - Nguyen, Xuan Truong
  - Ni, Kai
  - Ni, Leibin
  - Ni, Tianming
  - Ni, Yichen
  - Ni, Yinchen
  - Ni, Zhongyi
  - Nicolas, Marie-Aïnhoa
  - Nicoletti, Daniele
  - Nie, Mu
  - Nieri, Tommaso
  - Nierstrasz, Vincent
  - Nikolaos, Papagiannopoulos
  - Nikolaou, Panagiota
  - Niu, Dan
  - Noh, Sam H.
  - Noorlander, Martijn
  - Nota, Andrea
  - Novo, David
- 
- O'Connor, Ian
  - Odema, Mohanad
  - Ogbogu, Chukwufumanya
  - Oh, Yeong Hwan

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors


DATE  
2025

- Oh, Yunho
- Ohse, Benedikt
- Olbrich, Markus
- Olchawa, Andrzej
- Ongil, Celia López
- Ortega, Eduardo
- Otero, Andrés
- Otoni, Rodrigo
- Ottavi, Marco
- Ottaviano, Alessandro
- Ottella, Marco
- Ozberk, Muhammed
- P**

---

  - Pagliari, Daniele Jahier
  - Pagliarini, Samuel
- Pahl, Marc-Oliver
- Pahwa, Girish
- Pal, Debjit
- Pal, Priyanjana
- Palazzi, Valentina
- Palesi, Maurizio
- Paliaroutis, Georgios Ioannis
- Palumbo, Francesca
- Pamunuwa, Dinesh
- Pan, Chen
- Pan, Hongyang
- Pan, Lunshuai
- Pan, Zhixin
- Panato, Marco
- Panda, Priyadarshini

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Pande, Partha Pratim
- Pandey, Manish
- Pang, Hong
- Panteleaki, Aikaterini Maria
- Pao, Hsun-Wei
- Papadakis, Nikolaos
- Papadimitriou, George
- Papadopoulos, Yiannis
- Papalamprou, Ilias
- Papanikas, Dimitris
- Papastergiou, Spyros
- Papavassiliou, Symeon
- Papoutsakis, Manos
- Paramanayakam, Varatheepan
- Parihar, Shivendra S.
- Park, Chunmyung
- Park, Gyeonghwan
- Park, Gyeongseo
- Park, Heechun
- Park, Hyeonwoo
- Park, Jeongwoo
- Park, Jihoon
- Park, Jingu
- Park, Jongho
- Park, Jong-Keuk
- Park, Jongkil
- Park, Jongsun
- Park, Junbum
- Park, Sanghyun
- Park, Seonghyeon

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Park, Seongsik
- Park, Sunghye
- Pasricha, Sudeep
- Passerone, Claudio
- Patil, Yogesh Ramesh
- Patti, Davide
- Paulweber, Michael
- Pavlidis, Vasilis F.
- Peham, Tom
- Pelcat, Maxime
- Pelke, Rebecca
- Peng, Jian
- Peng, Keyu
- Peng, Shiyu
- Peng, Tianfan
- Peng, Wanyue
- Peng, Yungen
- Perotti, Matteo
- Perri, Stefania
- Perumkunnil, Manu
- Piao, Shengmin
- Picek, Stjepan
- Pinckney, Nathaniel
- Plomp, Johan
- Pohl, Devin
- Pokhrel, Ankit
- Polian, Ilia
- Politis, Sevasti
- Pollo, Giovanni
- Poncino, Massimo

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Portilla, Jorge
- Pozzi, Laura
- Prasad, Arpan Suravi
- Prasad, R. R. Venkatesha
- Prasad, Yamuna
- Pravadelli, Graziano
- Prehofer, Christian
- Priano, Lorenzo
- Protopapas, Panos
- Pu, Jin
- Pulavarthi, Vaishnavi
- Purayil, Navaneeth Kunhi


## Q

---

- Qi, Bin
- Qi, Mengnan

- Qi, Yuanrui
  - Qian, Chao
  - Qian, Weikang
  - Qiao, Fei
  - Qin, Aoxiang
  - Qin, Jiajun
  - Qin, Ruiyang
  - Qiu, Ruidi
  - Qiu, Yuhang
  - Qu, Cheng
  - Qu, Xiaoyang
  - Quetschlich, Nils
- 
- Raffo, Luigi
  - Raheli, Riccardo

Click on a name for a list of papers



Main Menu  
Conference  
Sessions  
Authors



# Authors

- Rahimi, Hemin
- Raj, Ritik
- Rakin, Adnan Siraj
- Rakka, Mariam
- Ramachandran, Akshat
- Ramos, Fábio T.
- Rao, Siddharth
- Rao, Veena
- Raptis, Evangelos
- Raptis, Spyridon
- Ratschbacher, Lothar
- Ratto, Francesco
- Ravi, Prasanna
- Ravindran, Kaushik
- Raymond, Ivris
- Real, Maria Mendez
- Realino, Pedro E. F.
- Reda, Sherief
- Reefat, Hasin Ishraq
- Reghenzani, Federico
- Reich, Jan
- Reimann, Lennart M.
- Ren, Erxiang
- Ren, Haoxing
- Ren, Jianfeng
- Ren, Mark
- Ren, Pengyu
- Ren, Wenjie
- Ren, Yuan
- Reuter, Maximilian

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Rezaei, Amin
  - Rhe, Johnny
  - Riahi, Mohamed Amine
  - Riaz, Anjum
  - Richter-Brockmann, Jan
  - Rizzi, Carmine
  - Robins, Dylan
  - Rocha, Tiago
  - Rodrigues, Joachim
  - Rodriguez, Nicolas Daniel
  - Rogers, Ethan G.
  - Rohbani, Nezam
  - Rokicki, Simon
  - Roma, Nuno
  - Roselli, Luca
  - Rosing, Tajana
  - Rossi, Davide
  - Rostami, Mohamadreza
  - Roux-Sibillon, Victor
  - Roy, Debapriya Basu
  - Roy, Kaushik
  - Roy, Sujoy Sinha
  - Rubattu, Claudio
  - Russo, Enrico
  - Ryckaert, Julien
  - Ryu, Sungju
- S** 
- 
- Saad, Joe
  - Sad, Christos
  - Sadeghi, Ahmad-Reza

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Sadovykh, Andrey
- Saha, Anurup
- Saidi, Selma
- Salami, Behzad
- Salzmann, Josef
- Sami, Humza
- Sampath, Shambhavi Balamuthu
- Sander, Ingo
- Sankar, Sriram
- Sapatnekar, Sachin S.
- Sarbazi-Azad, Hamid
- Sauer, Axel
- Savary, Louis
- Savidis, Ioannis
- Savva, Antonis
- Sawan, Mohamad
- Sayadi, Hossein
- Scaramuzza, P.
- Scheffler, Paul
- Schifano, Sebastiano Fabio
- Schlägl, Manfred
- Schlichtmann, Ulf
- Schmid, Ludwig
- Schmid, Patrick
- Schmid, Ulrich
- Schmidt, Heidemarie
- Schneider, Christopher
- Schober, Alexander
- Schulz, Laura
- Schulz, Martin

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Sciangula, Gerlando
- Scordino, Claudio
- Searles, Andrew
- Seckiner, Soner
- Sekanina, Lukas
- Sentieys, Olivier
- Seo, Donguk
- Seo, Jaewon
- Seo, Jamin
- Seo, Minseok
- Seo, Sangmin
- Sertaridis, Ilias
- Sha, Zhibing
- Shaik, Ashfaq Hussain
- Shaik, Gouse Basha
- Shamieh, Laith A.
- Shan, Weiwei
- Shang, Li
- Shao, Kunming
- Shao, Zili
- Sharif, Omar
- She, Jiarui
- Sheldrick, Leila
- Shen, Chaoyao
- Shen, Chun-Wei
- Shen, Diyoud
- Shen, Guobin
- Shen, Jinyi
- Shen, John Paul
- Shen, Junzhong

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Shen, Minghua
- Shen, Muyan
- Shen, Qingni
- Shen, Runnan
- Shen, Wan
- Shen, Xiaolong
- Shen, Yingtao
- Shen, Zhaoyan
- Sheng, Jian
- Sheng, Weiguang
- Shi, Chuan
- Shi, Daijing
- Shi, Guangming
- Shi, Liang
- Shi, Longxing
- Shi, Xizhe
- Shi, Yang
- Shi, Yiyu
- Shi, Yizhou
- Shi, Yunqi
- Shi, Zhengyuan
- Shin, Hyunseob
- Shin, Jiho
- Shinde, Shweta
- Shu, Ziyu
- Sifalakis, Manolis
- Sigl, Georg
- Silvano, Cristina
- Silvas, E.
- Sim, Yonguk

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Simek, Vaclav
- Sinanoglu, Ozgur
- Singampalli, Akhil
- Singh, Mridula
- Sinha, Sharad
- Sini, Jacopo
- Siozios, Kostas
- Sistani, Masiar
- Skandylas, Charilaos
- Slimani, Camélia
- Smital, Lukas
- Smith, Jeffrey
- Smrz, Pavel
- Snelgrove, Ashton
- Sobrino, Daniel Sanz
- Soleimani, Mohammad Arman
- Solouki, Mohammadreza Amel
- Song, Eunji
- Song, Jiahao
- Song, William J.
- Song, Yuhong
- Song, Zhuoran
- Sorokos, Ioannis
- Sotiriou, Christos
- Sotiropoulos, Aris
- Sotoudeh, Matthew
- Soudris, Dimitrios
- Sourdis, Ioannis
- Sousa, Leonel

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Spadavecchia, Giuseppe
- Spagnolo, Fanny
- Spatharakis, Dimitrios
- Spellini, Stefano
- Sperling, Nora
- Speck, Jan
- Spinelli, Daniele
- Spyrou, Theofilos
- Srinivasan, Srinidhi
- Stade, Yannick
- Stamoulis, Dimitrios
- Stamoulis, Iakovos
- Starcik, Milenko
- Stechele, Walter
- Steinhorst, Sebastian
- Stewart, Rebecca
- Stober, Dirk
- Stockham, Skylar
- Stratigopoulos, Haralampos-G.
- Strikos, Panagiotis
- Strnadel, Josef
- Studer, Christoph
- Su, Jianghao
- Sudhakaran, Sunil
- Suh, Il Hong
- Suhaib, Syed M.
- Sui, Yulei
- Sumbul, H. Ekin
- Sun, Changyin
- Sun, Faxian

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Sun, Gongjian
- Sun, Junjiao
- Sun, Kairui
- Sun, Kaoyi
- Sun, Lianlong
- Sun, Lin
- Sun, Minqing
- Sun, Ninghui
- Sun, Penghao
- Sun, Qingxiao
- Sun, Ruiqi
- Sun, Yuquan
- Sun, Zhong
- Sunny, Febin P.
- Symons, Arne

## T

---

- Tagliavini, Giuseppe
- Tahoori, Mehdi B.
- Tan, Jingweijia
- Tan, Siwei
- Tang, Dan
- Tang, Enhao
- Tang, Hao
- Tang, Jiaping
- Tang, Minjin
- Tang, Ningzhi
- Tang, Ruofei
- Tang, Shidi
- Tang, Wei
- Tang, Xiyuan

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Tang, Xuan
- Tang, Zhexin
- Tang, Zhimin
- Tao, Wei
- Taouil, Mottaqiallah
- Tappe, Daniel
- Taskin, Baris
- Taş, Muhammed Oğuz
- Tauber, Markus
- Taufique, Zain
- Tayebati, Sina
- Teich, Jürgen
- Tempel, Sören
- Temple, Scott R.
- Tenace, Valerio
- Tenentes, Vasileios
- Teng, Fu
- Teng, Yanshuang
- Tengler, F.
- Terechko, A.
- Thakkar, Ishan
- Thanam, Varshitha Reddy
- Thapar, Dhruv
- Theodoridis, George
- Theodoridis, Yannis
- Thoma, Moritz
- Thompson, Chris
- Tian, Fengshi
- Tian, Hongwei
- Tian, Huanhuan

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Tirelli, Cristian
  - Tomás, Pedro
  - Tong, Wei
  - Tong, Yeyu
  - Topaloglu, Rasit Onur
  - Torah, Russel
  - Tortorella, Yvan
  - Townsell, Douglas J.
  - Trivedi, Amit Ranjan
  - Trommer, Jens
  - Tsai, Hsinyu
  - Tsampanaki, Nikoleta
  - Tseng, Tsun-Ming
  - Tsiatouhas, Yiorgos
  - Tsilingiri, Katerina
  - Tsoumanis, Pelopidas
  - Tsoutsos, Nektarios Georgios
  - Tsudik, Gene
  - Tsui, Chi-Ying
  - Tu, Buxin
  - Tu, Fengbin
  - Tumeo, Antonino
  - Turetta, Cristian
  - Turner, Walker
  - Tyagi, Priyanshu
- U**
- 
- Ul Abideen, Zain
  - ul Islam, Mubashir
  - Ullmann, R.

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

[Unsal, Osman](#)

V

[Vadivel, Kanishkan](#)

[Valea, Emanuele](#)

[van Deursen, Arie](#)

[Van Winckel, Steven](#)

[Vardar, Alptekin](#)

[Varga, Pal](#)

[Vargas, Fabian](#)

[Varshika, M. L.](#)

[Vasilopoulos, Athanasios](#)

[Vatajelu, Elena-Ioana](#)

[Vega, Augusto](#)

[Vellaisamy, Prabhu](#)

[Vemparala, Manoj Rohit](#)

[Venkatesha, Yeshwanth](#)

[Vetter, Jeffrey S.](#)

[Videnovic-Misic, Mirjana](#)

[Vieira, Alex B.](#)

[Viera, Raphael](#)

[Vinco, Sara](#)

[Violante, Massimo](#)

[Virazel, Arnaud](#)

[Vourtzoumis, Michalis](#)

[Vyas, Aman](#)

W


[Wagner, A.](#)

[Wagner, Martin](#)

[Wakeham, Daniel](#)

[Walker, Martin D.](#)

Click on a name for a list of papers



Main Menu

Conference

Sessions

Authors



# Authors

- Walter, Dominik
- Walter, Marcel
- Walus, Konrad
- Wan, Jiguang
- Wan, Zhuoheng
- Wang, Bin
- Wang, Bowei
- Wang, Cheng
- Wang, Chun-Yao
- Wang, Chuyu
- Wang, Fuyu
- Wang, Guangyao
- Wang, Guifeng
- Wang, Hanrui
- Wang, Hao
- Wang, Hefei
- Wang, Hui
- Wang, Jianzong
- Wang, Jiaqi
- Wang, Jiaxing
- Wang, Jinghai
- Wang, Jingkai
- Wang, Jinqiao
- Wang, Jinquan
- Wang, Ke
- Wang, Kun
- Wang, Leyan
- Wang, Liang
- Wang, Lin
- Wang, Meiqi

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Wang, Meng
- Wang, Nan
- Wang, Peng
- Wang, Qijing
- Wang, Qing
- Wang, Qipan
- Wang, Quansen
- Wang, RuiJie
- Wang, Runsheng
- Wang, Shiqing
- Wang, Shuang
- Wang, Shucheng
- Wang, Tianchen
- Wang, Tianyu
- Wang, Wang
- Wang, Wei
- Wang, Wenqing
- Wang, Xiangyu
- Wang, Xiaomeng
- Wang, Xuan
- Wang, Ye
- Wang, Yi
- Wang, Yichuan
- Wang, Yining
- Wang, Yongwen
- Wang, Youwen
- Wang, Yu Chen
- Wang, Yuan
- Wang, Yuanfang
- Wang, Yuhan

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Wang, Yujia
- Wang, Yutao
- Wang, Zhen
- Wang, Zheng
- Wang, Zhongfeng
- Wang, Zhongrui
- Wang, Zicong
- Wang, Zilin
- Wang, Ziqi
- Wang, Zongwu
- Waschkeit, Jan
- Wawrzynek, John
- Weber, Walter M.
- Weerasekera, Roshan
- Weerasena, Hansika
- Wehn, Norbert
- Wehn, Norbert
- Wei, Gu-Yeon
- Wei, Ming-Chun
- Wei, Ming-Liang
- Wei, Qi
- Wei, Renjie
- Wei, Xiaohang
- Wei, Xueliang
- Weingarten, Lennart
- Weinstock, Jan Henrik
- Wen, Chenyi
- Wen, Jiazhi
- Wen, Mei
- Wen, Xiaoqing

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- [Wen, Zhe](#)
- [Wendt, Nicholas](#)
- [Weng, Jian](#)
- [Widen, William H.](#)
- [Wild, Thomas](#)
- [Wille, Robert](#)
- [Wimmer, Manuel](#)
- [Wind, Lukas](#)
- [Winklmann, Jonas](#)
- [Witharana, Hasini](#)
- [Wolf, Marilyn C.](#)
- [Wong, Martin D. F.](#)
- [Wong, Ngai](#)
- [Worsey, Elliott](#)
- [Wrobel, Frederic](#)
- [Wu, Fei](#)
- [Wu, Haoyuan](#)
- [Wu, Heng](#)
- [Wu, Hui](#)
- [Wu, Jiaojiao](#)
- [Wu, Jin](#)
- [Wu, Jinjian](#)
- [Wu, Liangji](#)
- [Wu, Lichao](#)
- [Wu, Liji](#)
- [Wu, Meng](#)
- [Wu, Shiyang](#)
- [Wu, Taiqiang](#)
- [Wu, Tao](#)
- [Wu, Tony F.](#)

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Wu, Xiao
- Wu, Yuchao
- Wu, Zhonghai


X

- Xanthopoulos, Iordanis
- Xia, Bingjie
- Xia, Jun
- Xia, Tianhua
- Xiao, Chao
- Xiao, Erjia
- Xiao, Limin
- Xiao, Nong
- Xiao, Renzhi
- Xiao, Xun
- Xie, Biwei

- Xie, Mimi
- Xie, Xilong
- Xilouris, George
- Xing, Wei W.
- Xiong, Jinjun
- Xiong, Xiankui
- Xu, Gelei
- Xu, Hongtao
- Xu, Jiaming
- Xu, Jiang
- Xu, Jianliang
- Xu, Menghui
- Xu, Ning
- Xu, Ningyi
- Xu, Peng

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Xu, Qiang
- Xu, Qinkai
- Xu, Renjing
- Xu, Siyuan
- Xu, Songqiang
- Xu, Tao
- Xu, Weikai
- Xu, Weixia
- Xu, Xiangrong
- Xu, Xiaofei
- Xu, Yuanchao
- Xu, Yuankai
- Xu, Zhiguo
- Xu, Ziqiao
- Xue, Jin

- Xue, Junhe
- Xue, Ke
- Xue, Lei
- Xue, Runzhen
- Xue, Yufei
- Xue, Zhibiao
- Xun, Lei
- Xydis, Sotirios

## Y

---

- Yadav, Akshansh
- Yadav, Nandakishor
- Yaldagard, Mohammad Amin
- Yamashita, Shigeru
- Yan, Aibin

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Yan, Bonan
- Yan, Changhao
- Yan, Changwei
- Yan, Hao
- Yan, Jin
- Yan, Mingyu
- Yan, Wei
- Yan, Zheyu
- Yan, Zhiyuan
- Yan, Zonghuan
- Yang, Chia-Lin
- Yang, Chongyi
- Yang, Fan
- Yang, Haoyu
- Yang, Hoeseok
- Yang, Huazhong
- Yang, Jianchao
- Yang, Jiayu
- Yang, Jie
- Yang, Jingkui
- Yang, Jun
- Yang, Lijuan
- Yang, Ling
- Yang, Lita
- Yang, Ning
- Yang, Qingyu
- Yang, Weidong
- Yang, Xinghua
- Yang, Xitong
- Yang, Yanfeng

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Yang, Yiyao
- Yang, Yuchao
- Yang, Zebin
- Yang, Zhijie
- Yao, Haidong
- Yao, Xin
- Yazıcı, Ahmet
- Ye, ChangMin
- Ye, Jiancai
- Ye, Jing
- Ye, Le
- Ye, Siwei
- Ye, Xiaochun
- Ye, Yuyang
- Yeolekar, Anand
- Yi, Youngmin
- Yin, Jianwei
- Yin, Jieming
- Yin, Ningyuan
- Yin, Yun
- Ying, Mingsheng
- Ying, Shenggang
- Yong, Sheng
- Yoon, Byungkuk
- Yoon, Jihun
- Yoon, Myung Kuk
- Young, Aaron
- Young, Evangeline F. Y.
- Yu, Bei
- Yu, Chengxuan

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Yu, Dingcui
- Yu, Hao
- Yu, Heng
- Yu, Jingyi
- Yu, Jun
- Yu, Junchun
- Yu, Shimeng
- Yu, Tianyi
- Yu, Wenjian
- Yu, Wenxin
- Yu, Xiaofan
- Yu, Xiaofei
- Yu, Zhen
- Yu, Zhiyi
- Yuan, Maojun

- Yuan, Mingxuan
  - Yue, Wenshuo
  - Yun, Sanggeon
- 
- Z**
  - Zaccaria, Vittorio
  - Zafeiropoulos, Anastasios
  - Zambelli, Cristian
  - Zanatta, Luca
  - Zazatis, Nikolaos
  - Zedda, Maria Katiuscia
  - Zeh, Alexander
  - Zelioli, Enrico
  - Zeng, Xuan
  - Zeng, Yi
  - Zeng, Yue

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Zervakis, Georgios
- Zhai, Jianwang
- Zhai, Xiaojun
- Zhan, Xiaokun
- Zhang, Aifei
- Zhang, Bin
- Zhang, Bingrui
- Zhang, Dekang
- Zhang, Gaoche
- Zhang, Grace Li
- Zhang, Guanqin
- Zhang, Han
- Zhang, Hao
- Zhang, Haoyi
- Zhang, Hongce
- Zhang, Huazhi
- Zhang, Huifan
- Zhang, Jeff
- Zhang, Jixin
- Zhang, Junhua
- Zhang, Junyao
- Zhang, Li
- Zhang, Lingfeng
- Zhang, Liuyang
- Zhang, Lizi
- Zhang, Meng
- Zhang, Qian
- Zhang, Qing
- Zhang, Ruilin
- Zhang, Runhua

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

DATE  
2025

- Zhang, Sai Qian
- Zhang, Tengyu
- Zhang, Wei
- Zhang, Xiaolei
- Zhang, Xin
- Zhang, Xing
- Zhang, Xinrui
- Zhang, Xinyu
- Zhang, Xuhong
- Zhang, Yanqing
- Zhang, Yichao
- Zhang, Yifan
- Zhang, Yipu
- Zhang, Yong
- Zhang, Yucheng
- Zhang, Yuhang
- Zhang, Yujie
- Zhang, Yunxiang
- Zhang, Yuying
- Zhang, Zhengya
- Zhang, Zhenya
- Zhang, Zhiyuan
- Zhang, Zicheng
- Zhao, Dongcheng
- Zhao, Guannan
- Zhao, Haibin
- Zhao, Hengrui
- Zhao, Hongxiao
- Zhao, Jianjun
- Zhao, Junping

Click on a name for a list of papers

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Zhao, Kang
- Zhao, Qinghang
- Zhao, Weiwei
- Zhao, Xianyue
- Zhao, Yingnan
- Zhao, Yumiao
- Zhao, Zhengjie
- Zhao, Zhiwei
- Zhao, Ziming
- Zheng, Chuyu
- Zheng, Haisheng
- Zheng, Jiakun
- Zheng, Jianing
- Zheng, Shengan
- Zheng, Shuai
- Zheng, Xiaochuan
- Zheng, Xinglin
- Zheng, Zhidan
- Zhi, Tian
- Zhong, Linfeng
- Zhong, Wujie
- Zhong, Yi
- Zhong, Zhaoyu
- Zhou, Bo
- Zhou, Dian
- Zhou, Guanglei
- Zhou, Hai
- Zhou, Hao
- Zhou, Jian
- Zhou, Jinjia

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Zhou, Junlong
- Zhou, Kaiye
- Zhou, Minxuan
- Zhou, Pingqiang
- Zhou, Ranyang
- Zhou, Ruibin
- Zhou, Shenghua
- Zhou, Wenfei
- Zhou, Wenyong
- Zhou, Xilang
- Zhou, Yingjie
- Zhou, Yongbin
- Zhu, Bolun
- Zhu, Feng
- Zhu, Guibo
- Zhu, Huifeng
- Zhu, Jiace
- Zhu, Jiacheng
- Zhu, Keren
- Zhu, Shidong
- Zhu, Tianxiang
- Zhu, Xuanpeng
- Zhu, Xuliang
- Zhu, Xuqi
- Zhu, Yanxiang
- Zhu, Yongbiao
- Zhu, Zantong
- Zhu, Ziran
- Zhuo, Cheng
- Ziche, Filippo

Click on a name for a list of papers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Authors

- Zielasko, Jan
- Zonta, Melisande
- Zou, An
- Zou, Dingyang
- Zou, Kuangjie
- Zou, Mo
- Zou, Yi
- Zuckerman, Joseph
- Zuepke, Alexander
- Zuniga, Marco
- Zuo, Pushen
- Zuo, Yihang
- Zurstraßen, Niko
- Zyla, Klajd

Click on a name for a list of papers


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Abich, Geancarlo

- ❑ Assessing Soft Error Reliability in Vectorized Kernels: Vulnerability and Performance Trade-offs on Arm and RISC-V ISAs

## Aboushady, Hassan

- ❑ Analog Circuit Anti-Piracy Security by Exploiting Device Ratings

## Abu-Haeyeh, Yasmine

- ❑ Formally Verifying Analog Neural Networks with Device Mismatch Variations

## Acquaviva, Andrea

- ❑ SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions

## Adegbija, Tosiron


- ❑ Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Adnan, Muhammad

- Slipstream: Semantic-Based Training Acceleration for Recommendation Models

## Afentaki, Florentia

- Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

## Afifi, Salma

- SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators

## Agarwal, Abhinav

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Aggarwal, Shivam


- DAOP: Data-Aware Offloading and Predictive Pre-Calculation for Efficient MoE Inference

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Agorogiannis, Evangelos

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Agostini, Nicolas Bohm

- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy
- ChemComp: Compiling and Computing with Chemical Reaction Networks

## Ahlawat, Satyadev

- Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework

## Ahmed, Sabbir


- Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Aikata, Aikata

- Pasta on Edge: Cryptoprocessor for Hybrid Homomorphic Encryption

## Aksenova, Tetiana

- Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

## Aksoy, Levent

- Late Breaking Results: Is Reconfigurable-Based Obfuscation Secure?

## Al Faruque, Mohammad Abdullah

- Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception

## Alam, Manaar

- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Alam, Shamiul

- ❑ Ferroelectric-Superconducting Synergy for Future Computing

## Alexopoulos, Andreas

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Al-Hasan, Tamim M.

- ❑ Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

## Ali, Muhammad Toqeer

- ❑ A Lightweight CNN for Real-Time Pre-Impact Fall Detection

## Ali, Rashid

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Ali, Sami Ben

- ❑ MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training

## Aliyev, Ilkin

- ❑ Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture

## Althoff, Matthias

- ❑ Formally Verifying Analog Neural Networks with Device Mismatch Variations

## Alvarez, Luis Bertran


- ❑ c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

## Amarnath, Chandramouli

- ❑ EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Amrouch, Hussam

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing
- Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators

## Amsaad, Fathi

- AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## An, Hong

- NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table

## Anagnostopoulos, George

- Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Anagnostopoulos, Iraklis

- RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices
- Less is More: Optimizing Function Calling for LLM Execution on Edge Devices
- Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators

## Andjelkovic, Marko

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Andrews, Sophie

- Efficient SAT-Based Bounded Model Checking of Evolving Systems

## Andriamisaina, Caaliph

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Anghel, Lorena

- Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

## Angizi, Shaahin


- Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress
- Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare

## Ardakani, Arash

- High-Throughput SAT Sampling

## Argo, Sven

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)




Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Argyriou, Lampros

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Arif, Ibrahim

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers

## Arts, Bas

- Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract

## Ascia, Giuseppe


- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Asifuzzaman, Kazi

- Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming

## Aslansefat, Koorosh

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Asplund, Mikael

- Cybersecurity Challenges of Autonomous Systems
- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Atalay, Ali Serdar

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers

Click on a title to see the paper

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Atienza, David

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Atli, Oguz

- A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

## Aversa, Alec

- TARN: Trust Aware Routing To Enhance Security In 3D Network-on-Chips

## Aziz, Ahmedullah

- Ferroelectric-Superconducting Synergy for Future Computing

## Azzoni, Paolo

- Multi-Partner Project: Enabling Digital Technologies for Holistic Health-Lifestyle Motivational and Assisted Supervision Supported by Artificial Intelligence Network (H2TRAIN)

Click on a title to see the paper



# Papers by Author

- Multi-Partner Project: Shaping the Vehicle of the Future - How FEDERATE and HAL4SDV are Steering Europe's Software-Defined Vehicle Ecosystem

## Baehr, Johanna

---

- Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)

## Baek, Donkyu

---

- Energy-Aware Error Correction Method for Indoor Positioning and Tracking

## Bagade, Priyanka

---


- Three Eyed Raven: An On-Chip Side Channel Analysis Framework for Run-Time Evaluation

## Bahi, Mohamed Alla Eddine

---

- Comb Frequency Division Multiplexing: A Non-Binary Modulation for AirGap Covert Channel Transmission

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Bai, Shuhan

- ❑ Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication

## Bai, Tianshuo

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Bai, Wenqiang

- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

## Bailey, Christopher

- ❑ On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging

## Balaskas, Konstantinos

- ❑ Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

- ❑ Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

## Balasubramaniam, Abhishek

---

- ❑ UPAQ: A Framework for Real-Time and Energy-Efficient 3D Object Detection in Autonomous Vehicles

## Bao, Han

---

- ❑ NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## Barkam, Hamza Errahmouni

---


- ❑ Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare

## Baroffio, Davide

---

- ❑ Evaluating Compiler-Based Reliability with Radiation Fault Injection

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Barrett, Clark

- Application of Formal Methods (SAT/SMT) to the Design of Constrained Codes
- Efficient SAT-Based Bounded Model Checking of Evolving Systems

## Bartelsmeier, Thomas

- Formally Verifying Analog Neural Networks with Device Mismatch Variations

## Bartolini, Andrea

- SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions

## Bartolomucci, Michelangelo

- Early Functional Safety and PPA Evaluation of Digital Designs

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Basso, Davide

- Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

## Bastian, Nathaniel D.

- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

## Bastoni, Andrea

- Enabling Security on the Edge: A CHERI Compartmentalized Network Stack

## Battilana, M.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Battistello, Alberto

- Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Bauer, Lars

- Hardware/Software Co-Analysis for Worst Case Execution Time Bounds

## Baumgartner, Oskar

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Bayar, Dilara

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Bayes, Safin

- Criticality and Requirement Aware Heterogeneous Coherence for Mixed Criticality Systems

## Bayhurst, Felix

- Optimal Synthesis of Memristive Mixed-Mode Circuits


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Becker, Jürgen

- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

## Beeby, Stephen

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Begovic, Amir

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization

## Beigl, Michael

- ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Beigne, Edith

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Belano, Andrea

- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation


## Bellassai, Davide

- Modeling the SL-LET Paradigm in AUTOSAR Adaptive

## Belli, Laura

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## **Belviranli, Mehmet E.**

---

- MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

## **Bendrick, Alex**

---

- Teleoperation as a Step towards Fully Autonomous Systems

## **Benes, Vlastimil**

---

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## **Benini, Luca**

---

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units
- Improving Chip Design Enablement for Universities in Europe – A Position Paper
- Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors




# Papers by Author

- AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
- Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
- Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
- SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
- TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters beyond 1000 FPUs
- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation
- Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Benkhelifa, Mahdi

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing

## Benoit, Pascal

- c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

## Benz, Thomas

- Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring

## Berardinelli, Luca

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Berekovic, Mladen

- Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Berent, Lucas

- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability

## Bernardi, P.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Bernier, Téo

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Bertacco, Valeria

- GLEAM: Graph-Based Learning through Efficient Aggregation in Memory
- SPIRE: Inferring Hardware Bottlenecks from Performance Counter Data

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Bertoni, Guido

- Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT

## Bertozzi, Davide

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Bertuletti, Marco

- TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters beyond 1000 FPUs


## Besias, Spyridon

- Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

## Bhandari, Jitendra

- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Bhasin, Shivam

- Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2

## Bhattacharjee, Debjyoti

- A System Level Performance Evaluation for Superconducting Digital Systems

## Bi, Zhaori

- INTO-OA: Interpretable Topology Optimization for Operational Amplifiers


## Bian, Sizhen

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Biondani, Francesco

- Human-Centered Digital Twin for Industry 5.0

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Biondi, Alessandro

- Modeling the SL-LET Paradigm in AUTOSAR Adaptive

## Bishnoi, Rajendra

- C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture
- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)
- Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network

## Biswas, Dwaipayan

- Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology

## Biyani, Yashvardhan

- C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture

DATE  
2025


Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Blanton, Shawn

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

## Bochem, Severin

- ❑ Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs

## Boesch, Thomas

- ❑ Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Bombieri, Nicola

- ❑ OLORAS: Online Long Range Action Segmentation for Edge Devices

## Bommana, Ashish Reddy

- ❑ DEAR: Dependable E3D Architecture for Robust DNN Training


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Boning, Duane S.

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

## Borio, B.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Bortolussi, Luca

- Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

## Bosbach, Nils

- FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

- Static Global Register Allocation for Dynamic Binary Translators
- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms

## Bouganis, Christos-Savvas

---

- A Resource-Aware Residual-Based Gaussian Belief Propagation Accelerator Toolflow

## Boukhobza, Jalil

---


- DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms

## Bountioukos-Spinaris, Athanasios

---

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Boyat, Irem

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Boyer, Marc

- Multi-Partner Project: Resilient Time-Sensitive Networks (ResTSN)

## Bozoukov, Matthew

- Generating and Predicting Output Perturbations in Image Segmenters

## Brandt, Tobias

- Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics


## Brasinika, Despina

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Brebels, Steven

- A System Level Performance Evaluation for Superconducting Digital Systems

## Bringmann, Oliver

- A Hardware-Assisted Approach for Non-Invasive and Fine-Grained Memory Power Management in MCUs

## Brito, Cláudia Vanessa

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Brooks, David

- PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems

## Bruneliere, Hugo

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Brunner, Sarah

- ❑ SimGen: Simulation Pattern Generation for Efficient Equivalence Checking

## Bublitz, Lucas

- ❑ Cybersecurity Challenges of Autonomous Systems

## Bucaioni, Alessio


- ❑ Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Burgholzer, Lukas

- ❑ Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers

## Burleson, Wayne


- ❑ Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Burr, Geoffrey W.

- NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Burrello, Alessio

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN
- Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction

## Busch, Stephen

- c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

## Buschjäger, Sebastian

- TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Bushi, Joan

---

- Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT

## Byeon, Gwangeun

---

- Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator

## Cai, Lei

---

- SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Cai, Li


---

- A Two-Level SLC Cache Hierarchy for Hybrid SSDs

## Cai, Ye

---

- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis using LuaJIT



Click on a title to see the paper

# Papers by Author

## Cai, Zhigang

- A Two-Level SLC Cache Hierarchy for Hybrid SSDs

## Cannon, William R.

- ChemComp: Compiling and Computing with Chemical Reaction Networks

## Cantatore, Eugenio


- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Cantoro, Riccardo

- Early Functional Safety and PPA Evaluation of Digital Designs

## Cao, Qiang


- LCache: Log-Structured SSD Caching for Training Deep Learning Models



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Cao, Qilin

- VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

## Cao, Yasong

- SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity
- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Cao, Yongxiang

- SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization

## Cao, Yu

- CLAIRE: Composable Chiplet Libraries for AI Inference

## Capogrosso, Luigi


- Human-Centered Digital Twin for Industry 5.0

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Capper, Ben

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Cappetta, Carmine

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Carloni, Luca P.

- KalmMind: A Configurable Kalman Filter Design Framework for Embedded Brain-Computer Interfaces

## Carmona, Mikael

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Carrara, Sandro

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Casini, Daniel

- Modeling the SL-LET Paradigm in AUTOSAR Adaptive

## Castrillon, Jeronimo

- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Catania, Vincenzo

- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

## Catthoor, Francky

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## **Chakrabarti, Chaitali**

- CLAIRE: Composable Chiplet Libraries for AI Inference

## **Chakrabarty, Krishnendu**

- Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor
- On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging
- DEAR: Dependable 3D Architecture for Robust DNN Training

## **Chakraborty, Samarjit**

- SMT-Based Repairing Real-Time Task Specifications

## **Chakraborty, Soham**

- Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Chang, Chen-Chia

- ChipVQA: Benchmarking Visual Language Models for Chip Design

## Chang, Shih-Chieh

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chang, Yong-Fong

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chang, Yuan-Hao

- SegTransformer: Enhancing Softmax Performance through Segmentation with a ReRAM-Based PIM Accelerator

## Chatterjee, Abhijit

- EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Chatzivangelis, Nikolaos

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Chatzivasileiadis, Nikolaos

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Chatzopoulos, Odysseas

- From Gates to SDCs: Understanding Fault Propagation through the Compute Stack

## Chaudhuri, Arjun

- On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging

## Chauhan, Jagmohan

- Power- and Deadline-Aware Dynamic Inference on Intermittent Computing Systems


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## **Chauhan, Yogesh S.**

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing

## **Chehaibar, Ghassan**

- c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

## **Chen, Boyan**

- SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## **Chen, Dan**

- HyAtten: Hybrid Photonic-Digital Architecture for Accelerating Attention Mechanism

## **Chen, Gang**

- LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference

Click on a title to see the paper



# Papers by Author

- ❑ Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Strategy

## Chen, Hao

---

- ❑ PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
- ❑ Bi-Level Optimization Accelerated DRC-Aware Physical Design Automation for Photonic Devices

## Chen, Hao-Yun

---

- ❑ Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chen, Hung-Ming

---


- ❑ Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

## Chen, Jeff

---

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Chen, Jia

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Chen, Jianli

- TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling
- AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA
- PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA
- FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting

## Chen, Jiawei

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Chen, Jinbo

- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Chen, Jintao

- ❑ RICH: Heterogeneous Computing for Real-  
Time Intelligent Control

## Chen, Kai

- ❑ Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

## Chen, Kuan-Hsun

- ❑ TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models
- ❑ REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Chen, Lei

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## Chen, Li-Wei

- Optimal Synthesis of Memristive Mixed-Mode Circuits

## Chen, Luke

- Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception

## Chen, Peiyu

- PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits
- BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Chen, Peng

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Chen, Peng-Wen

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chen, Po-Shao


- Practical MU-MIMO Detection and LDPC Decoding through Digital Annealing

## Chen, Po-Yu

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chen, Renhai

- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage



Click on a title to see the paper

# Papers by Author

## Chen, Renzhi

- VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting
- ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

## Chen, Rui

- Towards Coherent Semantics: A Quantitatively Typed EDSL for Synchronous System Design

## Chen, Ruiqi

- ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

## Chen, Shih-Yu

- Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Chen, Tinghuan

- ❑ Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer

## Chen, Wei

- ❑ SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Chen, Weichong

- ❑ FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation

## Chen, Wei-Zen

- ❑ Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

## Chen, Xiaobai

- ❑ CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Chen, Xinhua

- A Unified Vector Processing Unit for Fully Homomorphic Encryption

## Chen, Yang

- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration
- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

## Chen, Yi-Jung

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices

## Chen, Yiming

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

DATE  
2025

## Chen, Yiran

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Chen, Yu-Hsuan

- ❑ Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chen, Yukai

- ❑ Energy-Aware Error Correction Method for Indoor Positioning and Tracking
- ❑ Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology

## Chen, Yung-Chih

- ❑ Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Chen, Zhangyu

- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Chen, Zhaoyun

- SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity
- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Chen, Zhengrui

- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers

## Chen, Zhonghao

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Chen, Zhuo

- ❑ Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis

## Chen, Ziang

- ❑ Optimal Synthesis of Memristive Mixed-Mode Circuits

## Chen, Ziming

- ❑ PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM

## Cheng, Chi

- ❑ Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Cheng, Feng

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Cheng, Hsiang-Chun

- Using OFF-Set Only for Corrupting Circuit to Resist Structural Attack in CAC Locking

## Cheng, Hsiang-Yun

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices


## Cheng, Jian

- BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Cheng, Quan

- HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Cheng, Tim Kwang-Ting

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Cheng, Yuanqing


- Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits
- A Comprehensive Inductance-Aware Modeling Approach to Power Distribution Network in Heterogeneous 3D Integrated Circuits

## Cheng, Yu-Chen

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Chersi, Fabian

- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)



Click on a title to see the paper

# Papers by Author

## Chi, Hankyu

---

- ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Chlibkova, Daniela

---

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Cho, Jinoh

---


- Improving LLM-Based Verilog Code Generation with Data Augmentation and RL

## Choe, Jeongin

---

- COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators

DATE  
2025




Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Choi, Woo-Seok

- ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Choi, Youjin

- An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read

## Chondrodima, Eva

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Christopoulou, Maria

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Chrysakis, Ioannis

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Chrysos, Grigoris

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Chu, Yanbang

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Chu, Zhufei

- ELMMap: Area-Driven LUT Mapping with  $k$ -LUT Network Exact Synthesis

## Chuang, Yu-Chuan

- Alrchiect v2: Learning the Hardware Accelerator Design Space through Unified Representations

## Chung, Kihyo


- An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Chung, William Youngwoo

- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

## Chwa, Hoon Sung

- Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models

## Cilardo, Alessandro

- Umbra: An Efficient Framework for Trusted Execution on Modern TrustZone-Enabled Microcontrollers

## Cishugi, Elijah Seth

- TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models

## Cochez, Michael

- Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Coelho, Fábio André

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Colagrande, Luca

- Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors

## Combemale, Benoit

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Cong, Peijin

- Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems

## Conkel, Mason

- Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry

Click on a title to see the paper



# Papers by Author

## Conti, Francesco

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units
- Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs
- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation
- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Coppetta, M.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Corporaal, Henk

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Corsonello, Pasquale

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Coskun, Ayse K.

- Fast Machine Learning Based Prediction for Temperature Simulation using Compact Models

## Couet, Sebastien

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM


## Crea, James

- MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

## Cristani, Marco

- Human-Centered Digital Twin for Industry 5.0

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Cui, Lanlan

- DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory
- Write-Optimized Persistent Hash Index for Non-Volatile Memory

## Cui, Xiaoxin

- NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing


## Cui, Yifei

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Cuñarro, Gonzalo

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Cupaiuolo, Teo

- Early Functional Safety and PPA Evaluation of Digital Designs

## Curzel, Serena

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## da Silva, Bruno

- ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

## Dagli, Ismet

- MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

## Dai, Guohao

- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

- AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging
- SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

## Dai, Ruicheng

---

- Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Dai, Wenhao

---

- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture

## Dall'Ora, Nicola

---


- Human-Centered Digital Twin for Industry 5.0

## Dan, Jonathan

---

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)


DATE  
2025



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Dan, Soham

- Are LLMs Ready for Practical Adoption for Assertion Generation?

## Danger, Jean-Luc

- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results

## Darabi, Nastaran

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Das, Anup

- Exploring Dendritic Computation in Bio-Inspired Architectures for Dynamic Programming
- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Das, Palash

---

- Hybrid Token Selector Based Accelerator for ViTs

## Das, Siddharth

---

- A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

## Datta, Kamalika

---

- Late Breaking Results: Towards Efficient Formal Verification of Dot Product Architectures

## Davoli, Luca

---

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Davoodi, Azadeh

- ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering

## de Kock, Erwin

- Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract

## De Micheli, Gabrielle

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## De Micheli, Giovanni

- Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining

## De Silva, Udara

- A System Level Performance Evaluation for Superconducting Digital Systems


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## De Venuto, Daniela

- Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions

## Delacour, Corentin

- Self-Adaptive Ising Machines for Constrained Optimization

## Demicoli, Julian

- Designing Resilient Autonomous Systems with the Reflex Pattern

## Demrozi, Florenc

- A Lightweight CNN for Real-Time Pre-Impact Fall Detection

## Deng, Kaijiang

- TxISC: Transactional File Processing in Computational SSDs

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Deng, Lishuo

- ❑ Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis

## Deng, Marina

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Deng, Quan

- ❑ PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM

## Deng, Yi

- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Derrien, Steven

- ❑ Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Dhilipkumar, M.

- Three Eyed Raven: An On-Chip Side Channel Analysis Framework for Run-Time Evaluation

## Di Matteo, Stefano

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

## Di Natale, Giorgio


- Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods
- Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions using Data Mining Techniques

## Diao, Haikang

- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Diaz-Fortuny, Javier

- Transistor Aging and Circuit Reliability at Cryogenic Temperatures

## Diermeyer, Frank

- Teleoperation as a Step towards Fully Autonomous Systems

## Dietrich, Benedikt

- Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices

## Dietrich, Christian

- Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics

## Dilillo, Luigi

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

®


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Dimitrakopoulos, George

- ❑ Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Dimolitsas, Ioannis

- ❑ Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Ding, Bo

- ❑ MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Ding, Chencheng

- ❑ Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation

## Ding, Jinghao

- ❑ An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

Click on a title to see the paper



# Papers by Author

## Ding, Qi

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Diware, Sumit

- ❑ Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network

## Dixit, Harish D.

- ❑ From Gates to SDCs: Understanding Fault Propagation through the Compute Stack

## Doan, Nguyen Anh Vu

- ❑ Generating and Predicting Output Perturbations in Image Segmenters

## Dolmeta, Alessandra

- ❑ TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

DATE  
2025


Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Dong, Burong

- ❑ Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication

## Dong, Dezun

- ❑ Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache

## Dong, Jian

- ❑ MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

## Dong, Jiangbin

- ❑ A Unified Vector Processing Unit for Fully Homomorphic Encryption

## Dong, Tianchu

- ❑ OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Dong, Yichao

- A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs

## Dong, Yingzhou

- Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network

## Dong, Yunhao

- Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network


## Donyanavard, Bryan

- Generating and Predicting Output Perturbations in Image Segmenters

## Doppa, Janardhan Rao

- Odin: Learning to Optimize Operation Unit Configuration for Energy-Efficient DNN Inferencing

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- DEAR: Dependable 3D Architecture for Robust DNN Training

## Doulkeridis, Christos

---

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Drechsler, Rolf

---

- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design
- Late Breaking Results: Towards Efficient Formal Verification of Dot Product Architectures
- Polynomial Formal Verification of Sequential Circuits using Weighted-AIGs
- Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics
- FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Drewniok, Jan

- ❑ Towards Fast Automatic Design of Silicon Dangling Bond Logic

## Driessens, Bart

- ❑ Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Du, Haonan

- ❑ Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers

## Du, Heshan

- ❑ DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Du, Nan

- ❑ Optimal Synthesis of Memristive Mixed-Mode Circuits

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Du, Yajuan

- RemapCom: Optimizing Compaction Performance of LSM Trees via Data Block Remapping in SSDs

## Du, Zelin

- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage

## Du, Zidong

- CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics

## Dutertre, Jean-Max

- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Ebrahimabadi, Mohammad

- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results

## Eckel, Andreas

- Multi-Partner Project: Shaping the Vehicle of the Future - How FEDERATE and HAL4SDV are Steering Europe's Software-Defined Vehicle Ecosystem

## Ecker, Wolfgang

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Egert, Florian

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Eichler, Guy

- ❑ KalmMind: A Configurable Kalman Filter Design Framework for Embedded Brain-Computer Interfaces

## Ejaz, Ahsen

- ❑ A Performance Analysis of Chiplet-Based Systems

## El Maghraoui, Kaoutar


- ❑ NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Elgamlal, Mariam

- ❑ Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems
- ❑ PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Elsharkawy, Amr

- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing

## Eltawil, Ahmed

- SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

## Engelberg, Shlomo

- PESEC – A Simple Power-Efficient Single Error Correcting Coding Scheme for RRAM

## Eramo, Romina

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Erdogmus, Alim Kerem

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Ergün, Salih

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers

## Ernst, Rolf

- Teleoperation as a Step towards Fully Autonomous Systems


## Espes, David

- DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEdDeD Platforms

## Evans, Adrian

- Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Faehn, Eric

- ❑ Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory

## Fan, Anjunyi

- ❑ PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Fan, Dongrui

- ❑ Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions
- ❑ LiGNN: Accelerating GNN Training through Locality-Aware Dropout

## Fan, Haoyang

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Fan, Yi

- ❑ RemapCom: Optimizing Compaction Performance of LSM Trees via Data Block Remapping in SSDs

## Fan, Yuchen

- ❑ SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings

## Fan, Zhihua

- ❑ Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

## Fang, Liang

- ❑ PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM


## Fang, Zhigang

- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Fanni, Tiziana

- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Farokhnejad, Anita

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Fasfous, Nael

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization


## Felderer, Michael

- Designing Secure Space Systems

## Feldner, Ingo

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

DATE  
2025



Main Menu

Conference

Sessions

Authors



Click on a title to see the paper



# Papers by Author

## Feng, Dan

- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes
- Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations
- Write-Optimized Persistent Hash Index for Non-Volatile Memory

## Feng, Jing


- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Feng, Lang

- Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic

## Feng, Songyu

- CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics




Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper

# Papers by Author

DATE  
2025



## Fergadiotou, Ioanna

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Ferikoglou, Aggelos

- Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations

## Ferrandi, Fabrizio

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Ferrari, Gianluigi

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Ferraro, Donato

- Enabling Security on the Edge: A CHERI Compartmentalized Network Stack

## Ferreira, Ricardo S.

- SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Ferro, Elena

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Fey, Goerschwin

- Specification Mining Facing Generative AI

## Filinis, Nikos

- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

Click on a title to see the paper



# Papers by Author

## Filip, Silviu-Ioan

- MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training

## Filippopoulos, Orfeas

- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Fiore, Marco


- Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions

## Firouzi, Farshad

- DEAR: Dependable 3D Architecture for Robust DNN Training

## Fischer, Bernhard


- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN



Click on a title to see the paper

# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Fischer, Tim

- AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors

## Folkerts, Lars Wolfgang

- Testing Robustness of Homomorphically Encrypted Split Model LLMs

## Fornaciari, William

- Evaluating Compiler-Based Reliability with Radiation Fault Injection

## Foster, Harry

- Specification Mining Facing Generative AI

## Fouda, Mohammed E.

- SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

Click on a title to see the paper



# Papers by Author

## Fraccaroli, Enrico

- Human-Centered Digital Twin for Industry 5.0

## Fradique, Ricardo

- Designing Secure Space Systems

## Frickenstein, Alexander

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## Frickenstein, Lukas

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## Fu, Bangqi

- Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Fu, Yihan

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators
- PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Fu, Yuxiang

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

## Fu, Zhaoqi

- Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting
- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

Click on a title to see the paper


DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



## Fuchsberger, Andreas

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Fukuda, Kota

- Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification

## Fummi, Franco

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration
- Human-Centered Digital Twin for Industry 5.0

## Gaiardelli, Sebastiano

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Gaillardon, Pierre-Emmanuel

- ❑ EDA-Aware RTL Generation with Large Language Models
- ❑ OpenMFDA: Microfluidic Design Automation in Three Dimensions

## Galderisi, Giulio

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Gamil, Homer

- ❑ Coala: Coalescion-Based Acceleration of Polynomial Multiplication for GPU Execution

## Gao, Dingchao

- ❑ Image Computation for Quantum Transition Systems

Click on a title to see the paper



# Papers by Author

## Gao, Mingyu

- ❑ A Unified Vector Processing Unit for Fully Homomorphic Encryption

## Gao, Yipeng

- ❑ NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing

## Gao, Yiwen

- ❑ Side-Channel Collision Attacks against ASCON

## Gao, Zhengqi

- ❑ BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- ❑ MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

DATE  
2025

## Gardikis, Georgios

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Gardner, Isabella Venancia

- Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization

## Garofalo, Angelo

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units
- Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation
- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Garos, Apostolos

- ❑ Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Garza, Alejandro

- ❑ Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Ge, Guojing

- ❑ SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Gebru, Endalk Y.

- ❑ Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables

## Geißler, Daniel

- ❑ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Geier, Johannes

- Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks

## Geilen, Marc

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Gelati, Fabio

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Geng, Hao

- LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model

## Geng, Xinkuang

- A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference
- Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

## **Georgakidis, Christos**

---

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## **Georgoulas, Dimosthenis**

---

- CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs

## **Gerasimou, Simos**


---

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## **Germiniani, Samuele**

---


- A Baseline Framework for the Qualification of LTL Specification Miners



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Ghafourian, Yasin

- ❑ Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Ghasempuri, Tara

- ❑ Specification Mining Facing Generative AI

## Gheshlaghi, Tara

- ❑ ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters

## Ghosh, Subhadip

- ❑ Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables

## Gieser, Horst

- ❑ Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Girard, Patrick

- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead
- Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory

## Gizelis, Christos

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Gizopoulos, Dimitris

- From Gates to SDCs: Understanding Fault Propagation through the Compute Stack

## Goel, Bhavishya

- A Performance Analysis of Chiplet-Based Systems

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Göhler, Florian

- Designing Secure Space Systems

## Gokmen, Tayfun

- NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Gomony, Manil Dev

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Gong, Mengshi


- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

## Gonul, Yilmaz Ege

- A Multi-Stage Potts Machine Based on Coupled CMOS Ring Oscillators


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Gonzalez-Medina, Jose Maria

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Gopalan, Badri

- Specification Mining Facing Generative AI

## Goyal, Anadi

- Hybrid Token Selector Based Accelerator for ViTs

## Greinke, Berit

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Grey-Stewart, Danielle

- Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Grimm, Christoph

- Bridging the Gap Between Anomaly Detection and Runtime Verification: H-Classifiers

## Große, Daniel

- Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes

## Gu, Cheng

- BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Gu, Feng

- ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Gu, Hao

- Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

## Gu, Jiaqi

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers
- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure


## Gu, Jingcheng

- HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Gu, Zhen

- FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

## Guan, Weilong

- Automatic Routing for Photonic Integrated Circuits under Delay Matching Constraints


## Guan, Xihao

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Gufran, Danish

- SAFELOC: Overcoming Data Poisoning Attacks in Heterogeneous Federated Machine Learning for Indoor Localization

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Guilley, Sylvain

- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results

## Güneysu, Tim

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Guo, Feng

- IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning

## Guo, Luyi

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Guo, Qian

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Guo, Qingyu

- LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design

## Guo, Rui

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Guo, Wenzhe

- A System Level Performance Evaluation for Superconducting Digital Systems

## Guo, Xiaorang

- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Guo, Yang

- ❑ Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager

## Guo, Yifan

- ❑ SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

## Guo, Yuanbo


- ❑ FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

## Guo, Zhandong

- ❑ LCache: Log-Structured SSD Caching for Training Deep Learning Models

## Guo, Zizheng

- ❑ Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection



Click on a title to see the paper

# Papers by Author

## Gutierrez, Sergio Vinagrero

- ❑ Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions using Data Mining Techniques

## Gutt, Thomas

- ❑ Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Habal, Husni

- ❑ Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

## Hajikhodaverdian, Mohammadamin

- ❑ Fast Machine Learning Based Prediction for Temperature Simulation using Compact Models

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Hamad, Ghaith Bany

- ❑ FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware

## Hamad, Mohammad

- ❑ Cybersecurity Challenges of Autonomous Systems
- ❑ Designing Secure Space Systems
- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure


## Hamdioui, Said

- ❑ C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture
- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)
- ❑ Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Hammadeh, Zain A. H.

---

- Designing Secure Space Systems

## Hammam, Hazem H.

---

- Analog Circuit Anti-Piracy Security by Exploiting Device Ratings

## Han, Dengke

---


- LiGNN: Accelerating GNN Training through Locality-Aware Dropout

## Han, Jie

---

- A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks
- Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Han, Jinglin

- TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers using Generative Adversarial Networks

## Han, Meng


- FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
- Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

## Han, Ming

- MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

## Han, Sanghyeok

- DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference



Click on a title to see the paper

# Papers by Author

## Han, Sukhyun

- Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator

## Han, Yaochen

- SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization

## Hanselaar, C. A. J.

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators


## Hansen, Jonas

- Exact Schedulability Analysis for Limited-Preemptive Parallel Applications using Timed Automata in UPPAAL

## Hao, Qinfen

- SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- Accelerating Oblivious Transfer with a Pipelined Architecture

## Haque, Emad

---

- CLAIRE: Composable Chiplet Libraries for AI Inference

## Harjani, Ramesh

---

- Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables

## Harpe, Pieter

---

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Hashimoto, Masanori

---

- HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Hasler, Jennifer

- ❑ ASHES 1.5: Analog Computing Synthesis for FPAAs and ASICs

## Hassan, Mohamed

- ❑ Criticality and Requirement Aware Heterogeneous Coherence for Mixed Criticality Systems

## He, Jingyu

- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## He, Jun

- ❑ SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity
- ❑ WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## He, Kevin

---

- High-Throughput SAT Sampling

## He, Shuiyi

---

- Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache

## He, Songhuan

---

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## He, Wei


---

- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis using LuaJIT

## He, Xun

---

- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction



Click on a title to see the paper

# Papers by Author

## He, Yunqi

- ❑ DE2: SAT-Based Sequential Logic Decryption with a Functional Description

## He, Yuting

- ❑ DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## He, Yuxuan

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## He, Zhangying

- ❑ *REACT*: Randomized Encryption with AI-Controlled Targeting for Next-Gen Secure Communication

## He, Zhezhi

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## He, Zhuolun

- iRw: An Intelligent Rewriting

## Hecht, Leon

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## Hedrich, Lars

- Formally Verifying Analog Neural Networks with Device Mismatch Variations

## Heermann, Hagen

- Bridging the Gap Between Anomaly Detection and Runtime Verification: H-Classifiers

## Hefenbrock, Michael

- ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

DATE  
2025

## Hei, Xinhong

- DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory

## Hemaram, Surendra

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Henia, Rafik

- Multi-Partner Project: Resilient Time-Sensitive Networks (ResTSN)

## Henkel, Jörg

- Hardware/Software Co-Analysis for Worst Case Execution Time Bounds
- Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices
- REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

## Hepp, Alexander

---

- Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)

## Herkersdorf, Andreas

---

- HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs

## Herkiloğlu, Oguzhan

---

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers

## Herr, Anna

---

- A System Level Performance Evaluation for Superconducting Digital Systems

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Herr, Quentin

- A System Level Performance Evaluation for Superconducting Digital Systems

## Hillen, Daniel

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations


## Hills, Gage

- Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems
- PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems

## Hinderling, Nora

- XRAY: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Hirner, Florian

- Exploring Large Integer Multiplication for Cryptography  
Targeting In-Memory Computing

## Ho, Chia-Tung

- ChipVQA: Benchmarking Visual Language Models for Chip Design

## Hoffmann, Manuel

- Designing Secure Space Systems

## Hofmann, Klaus

- Multi-Partner Project: Smart Sensor Analog Front-Ends  
Powered by Emerging Reconfigurable Devices  
(SENSOTERIC)

## Hofmann, Simon

- Late Breaking Results: Physical Co-Design for Field-Coupled Nanocomputing

Click on a title to see the paper


DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



## Hollenbach, Jonathan

- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

## Hong, Ruida

- FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation

## Hong, Seokin

- Improving Address Translation in Tagless DRAM Cache by Caching PTE Pages
- Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost
- Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator
- SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Hong, Xin

- Image Computation for Quantum Transition Systems

## Hopf, Patrick

- Improving Figures of Merit for Quantum Circuit Compilation

## Horowitz, Mark

- Application of Formal Methods (SAT/SMT) to the Design of Constrained Codes

## Hou, Yayue

- NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Hsieh, Hsun-Ping

- Spatial Modeling with Automated Machine Learning and Gaussian Process Regression Techniques for Imputing Wafer Acceptance Test Data


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Hu, Bohan

- ❑ BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems

## Hu, Ke

- ❑ DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement

## Hu, Qinghao

- ❑ SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Hu, Sharon

- ❑ NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Hu, Xiangfei

- ❑ Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer

Click on a title to see the paper



# Papers by Author

## Hu, Xiaolu

- ❑ A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks

## Hu, Yuchong

- ❑ MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes
- ❑ Write-Optimized Persistent Hash Index for Non-Volatile Memory

## Hu, Yun

- ❑ Time-Domain 3D Electromagnetic Fields Estimation Based on Physics-Informed Deep Learning Framework

## Hua, Yu

- ❑ MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes
- ❑ Arbiter: Alleviating Concurrent Write Amplification in Persistent Memory

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Huang, Dong

- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Huang, Jian

- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Huang, Jiechen

- A Parallel Floating Random Walk Solver for Reproducible and Reliable Capacitance Extraction

## Huang, Kecheng

- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage

## Huang, Libo

- Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Stategy

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Huang, Linpeng

- TxISC: Transactional File Processing in Computational SSDs

## Huang, Michael

- Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines


## Huang, Qianqian

- Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing

## Huang, Qijing

- ChipVQA: Benchmarking Visual Language Models for Chip Design
- High-Throughput SAT Sampling

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Huang, Rena

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure


## Huang, Ru

- Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing
- SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings
- MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC
- Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs
- FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption
- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Huang, Shan

---

- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

## Huang, Shanshi

---

- OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

## Huang, Shiyuan

---

- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Huang, Shuaibo

- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration

## Huang, Xin

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## Huang, Yu-Ping


- Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

## Huang, Zhengfeng

- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## Huang, Ziang


- ConZone: A Zoned Flash Storage Emulator for Consumer Devices



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Hubalek, Jaromir

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Hung, Jing-Jia

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices

## Hung, Lee-Chi

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Hwang, Chanwook

- MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Hwang, Gyu Weon

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Hwang, TingTing

- ❑ Using OFF-Set Only for Corrupting Circuit to Resist Structural Attack in CAC Locking

## Hyun, Eunjae

- ❑ Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management

## Hyun, Jungi

- ❑ DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

## Ielmini, Daniele

- ❑ Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

Click on a title to see the paper



# Papers by Author

## Ige, Afolabi

- ASHES 1.5: Analog Computing Synthesis for FPAAs and ASICs

## Iman, Mohammad Reza Heidari

- Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions using Data Mining Techniques

## Imani, Mohsen

- Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare
- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning
- Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Inanç, Serhat Ege

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Insinga, G.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Ioannidis, Sotiris


- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure
- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Islamoglu, Gamze

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Itagi, Anirudh

- Alrchip v2: Learning the Hardware Accelerator Design Space through Unified Representations

## Jakkamsetti, Sashidhar

- EILID: Execution Integrity for Low-End IoT Devices

## Jan, Mathieu

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Jang, Hyun Jae

- Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Jang, Jaeyong

- An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time




Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Jang, Myeongjae

- ❑ C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems

## Jang, Shinyoung

- ❑ Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models

## Jang, Sungbin

- ❑ Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost
- ❑ SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing

## Jap, Dirmanto

- ❑ Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Jayasinghe, Nethmi

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Jayasuriya, Dinithi

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Jebali, Fatma

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Jeon, Kang Eun

- MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures
- Low-Rank Compression for IMC Arrays
- Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators

Click on a title to see the paper

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Jeong, Doo Seok

- IterL2Norm: Fast Iterative L2-Normalization

## Jeong, Sangbeom

- LowGradQ: Adaptive Gradient Quantization for Low-Bit CNN Training via Kernel Density Estimation-Guided Thresholding and Hardware-Efficient Stochastic Rounding Unit

## Jeong, Seongho


- DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

## Jeong, SungHeon

- Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare

## Jeong, YeonJoo

- Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices



Click on a title to see the paper

# Papers by Author

## Jha, Chandan Kumar

- Polynomial Formal Verification of Sequential Circuits using Weighted-AIGs

## Ji, Shuya

- HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

## Ji, Yixi

- Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter

## Jia, Bowen

- SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Jia, Jingyu

- IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Jia, Tianyu

- Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

## Jiang, Honglan

- A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks
- Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference
- Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

## Jiang, Hongwu

- OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Jiang, Hongxu

- ❑ SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization

## Jiang, Jianfei

- ❑ HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

## Jiang, Li

- ❑ HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing
- ❑ OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration
- ❑ TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism
- ❑ EVASION: Efficient KV CAche CompreSSion vIa PrOduct QuaNtization

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Jiang, Linfeng

- ❑ TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation

## Jiang, Qingcai

- ❑ NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table

## Jiang, Wangjin

- ❑ NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## Jiang, Wenjing

- ❑ ML-Based AIG Timing Prediction to Enhance Logic Optimization

## Jiang, Xiaohan

- ❑ PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Jiang, Xun

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Jiang, Zijun

- CPP-SGS: Cycle-Accurate Power Prediction Framework via SNN and Genetic Signal Selection

## Jin, Huijun

- Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

## Jin, SeongMin

- IterL2Norm: Fast Iterative L2-Normalization

## Jin, Wei

- Enabling Memory-Efficient On-Device Learning via Dataset Condensation

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Jin, Yier

- RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture
- RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures

## Jin, Yufang

- Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry

## Jin, Zhou

- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture
- A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs


## Jing, Naifeng

- HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Jo, Joongho

- PS-GS: Group-Wise Parallel Rendering with Stage-Wise Complexity Reductions for Real-Time 3D Gaussian Splatting

## Joardar, Biresh Kumar

- DEAR: Dependable 3D Architecture for Robust DNN Training

## Joffrion, Josh


- A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

## Johnson, Connah G. M.

- ChemComp: Compiling and Computing with Chemical Reaction Networks

## Jonack, Rocco

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN



Click on a title to see the paper

# Papers by Author

## Jonnalagadda, Jayanth

- ❑ Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors

## Josephsen, Nathan

- ❑ A System Level Performance Evaluation for Superconducting Digital Systems

## Josipović, Lana

- ❑ SimGen: Simulation Pattern Generation for Efficient Equivalence Checking

## Ju, Xin

- ❑ WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Julian, Pedro

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Jung, Victor J. B.

- Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs

## Jünger, Lukas

- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms

## Kafalı, Ali

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Kai, Shixiong

- Timing-Driven Global Placement by Efficient Critical Path Extraction

## Kalogeraki, Eleni-Maria

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

Click on a title to see the paper


DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



## Kalotychos, Emmanouil

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Kampe, Jürgen

- Circuits in a Box: Computing High-Dimensional Performance Spaces for Analog Integrated Circuits

## Kämpfe, Thomas

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

## Kanak, Alper

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project
- Multi-Partner Project: BIM-Powered Environmental Data Agent for more Resilient and Trustworthy Data Centers

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Kanduri, Anil

- HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms

## Kang, Byungjun

- ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Kang, Do Yeong

- MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures

## Kang, Ki-Dong

- Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Kang, Minwoo

- FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
- High-Throughput SAT Sampling

## Kang, Seokhyeong

- Improving LLM-Based Verilog Code Generation with Data Augmentation and RL
- Neural Circuit Parameter Prediction for Efficient Quantum Data Loading

## Kang, Thomas

- Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

## Kang, Wang

- HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Kao, Hsu

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices

## Kapetanakis, Anastassis

- Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations

## Kar, Anirban

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing

## Kar, Gouri Sankar

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Karamatskou, Antonia

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Karatzas, Andreas

- RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices
- Less is More: Optimizing Function Calling for LLM Execution on Edge Devices

## Karimi, Naghmeh

- TARN: Trust Aware Routing To Enhance Security In 3D Network-on-Chips
- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results

## Karri, Ramesh

- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Kashyap, Chandramouli V.

- ❑ Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables

## Katoh, Kentaroh

- ❑ A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA

## Katsaragakis, Manolis

- ❑ Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Käyrä, Matti

- ❑ Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Kelefouras, Vasilios

- ❑ A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions

Click on a title to see the paper



# Papers by Author

## Keramidas, Georgios

- ❑ A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions

## Keren, Osnat

- ❑ PESEC – A Simple Power-Efficient Single Error Correcting Coding Scheme for RRAM

## Kestelman, Adrian Cristal

- ❑ BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

## Ketkar, Mahesh

- ❑ SPIRE: Inferring Hardware Bottlenecks from Performance Counter Data

## Khdr, Heba

- ❑ Hardware/Software Co-Analysis for Worst Case Execution Time Bounds

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

- ❑ Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices

## **Khelladi, Djamel Eddine**

---

- ❑ Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## **Kim, Bogil**

---

- ❑ RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements

## **Kim, Bokyung**

---


- ❑ A DRAM-Based Processing-in-Memory Accelerator for Privacy-Protecting Machine Learning

## **Kim, Daehoon**

---

- ❑ Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Kim, Dohun

- ❑ Neural Circuit Parameter Prediction for Efficient Quantum Data Loading

## Kim, Dohyun

- ❑ COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators

## Kim, Donguk

- ❑ Energy-Aware Error Correction Method for Indoor Positioning and Tracking

## Kim, Hyeonjin

- ❑ RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements

## Kim, Hyun

- ❑ LowGradQ: Adaptive Gradient Quantization for Low-Bit CNN Training via Kernel Density Estimation-Guided Thresholding and Hardware-Efficient Stochastic Rounding Unit

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Kim, Hyunmin

- ❑ Thanos: Energy-Efficient Keyword Spotting Processor with Hybrid Time-Feature-Frequency-Domain Zero-Skipping

## Kim, Inho

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Kim, Jae-Joon

- ❑ Compute-in-Memory Array Design using Stacked Hybrid IGZO/Si eDRAM Cells
- ❑ An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time
- ❑ COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators
- ❑ Integer Unit-Based Outlier-Aware LLM Accelerator Preserving Numerical Accuracy of FP-FP GEMM
- ❑ DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Kim, Jaewook

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Kim, Jang Hyun

- ❑ A Synthesizable Thyristor-Like Leakage-Based True Random Number Generator

## Kim, Jesung

- ❑ C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems

## Kim, Jicheon


- ❑ Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management

## Kim, Jinhee

- ❑ MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Kim, Jiseung

- ❑ Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning

## Kim, Jiyoon

- ❑ Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators

## Kim, Minjeong

- ❑ ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Kim, Munhyeon

- ❑ Compute-in-Memory Array Design using Stacked Hybrid IGZO/Si eDRAM Cells

## Kim, Sangyeon

- ❑ Thanos: Energy-Efficient Keyword Spotting Processor with Hybrid Time-Feature-Frequency-Domain Zero-Skipping

Click on a title to see the paper



# Papers by Author

## Kim, Seohyun

- Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models
- A Synthesizable Thyristor-Like Leakage-Based True Random Number Generator

## Kim, Seongwook

- Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator

## Kim, Sihyun

- C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems

## Kim, Soontae

- C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Kim, Taehoon

- ❑ ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Kim, Taehwan

- ❑ Speeding-up Successive Read Operations of STT-MRAM via Read Path Alternation for Delay Symmetry

## Kim, Yesoeng

- ❑ Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare
- ❑ Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models
- ❑ Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning

## Kim, Youngchae

- ❑ IterL2Norm: Fast Iterative L2-Normalization

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Kim, Youngil

- ❑ EILID: Execution Integrity for Low-End IoT Devices

## Kim, Yulhwa

- ❑ Compute-in-Memory Array Design using Stacked Hybrid IGZO/Si eDRAM Cells
- ❑ Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators

## Kingston, David

- ❑ Early Functional Safety and PPA Evaluation of Digital Designs

## Kirca, Yunus Sabri

- ❑ Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Knechtel, Johann

- ❑ RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Ko, Jong Hwan

- MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures
- Low-Rank Compression for IMC Arrays
- Column-Wise Quantization of Weights and Partial Sums for Accurate and Efficient Compute-In-Memory Accelerators

## Kobayashi, Haruo

- A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA

## Koenig, Cyril

- Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs

## Kohler, Magdalena

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Kokhazadeh, Milad

- ❑ A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions

## Kolios, Panayiotis

- ❑ Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Kong, David

- ❑ Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

## Kong, Hongxin

- ❑ Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic

## Kontopoulos, Leonidas

- ❑ Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Koo, Gunjae

- ❑ HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

## Köse, Selçuk

- ❑ MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

## Kosta, Adarsh Kumar

- ❑ Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Kramer, Andreas

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Krauss, Rune

- ❑ FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Krček, Marina

- ❑ Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2

## Krieger, Florian

- ❑ Exploring Large Integer Multiplication for Cryptography Targeting In-Memory Computing


## Krishna, Tushar

- ❑ Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col
- ❑ Alrchiect v2: Learning the Hardware Accelerator Design Space through Unified Representations

## Krishnan, Manu Bala

- ❑ Nanoelectromechanical Binary Comparator for Edge-Computing Applications

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Kristmundsson, Arnór

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Krstic, Milos

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Krupp, Lukas

- Improving Chip Design Enablement for Universities in Europe – A Position Paper

## Ku, Jonathan

- qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Kuhn, Michael

- A Hardware-Assisted Approach for Non-Invasive and Fine-Grained Memory Power Management in MCUs

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Kühr, Michael

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Kulenkampff, Julian

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)


## Kulsreshath, Mukesh Kumar

- ❑ Nanoelectromechanical Binary Comparator for Edge-Computing Applications

## Kumar, Divake

- ❑ Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Kumar, Gaurav

- Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework

## Kumar, M. M. Selva

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators

## Kumawat, Hemant

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Kundu, Debraj

- Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device

## Kundu, Joyjit

- A System Level Performance Evaluation for Superconducting Digital Systems


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Kung, Jaeha

- ❑ FlexENM: A Flexible Encrypting-Near-Memory with Refresh-Less eDRAM-Based Multi-Mode AES

## Kunz, Wolfgang

- ❑ Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

## Kurdahi, Fadi

- ❑ SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

## Kwak, Jungyoun

- ❑ Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor

## Kwon, Hyoukjun

- ❑ Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Kwon, Osang

- Improving Address Translation in Tagless DRAM Cache by Caching PTE Pages
- Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost

## Kwon, Sein

- Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

## Kyriazidis, Georgios

- Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

## Ladner, Tobias

- Formally Verifying Analog Neural Networks with Device Mismatch Variations

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Lai, Liyang

- An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems

## Lai, Mingche

- Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Strategy

## Laleni, Nellie

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs


## Lan, Shunxiang

- Flexible Thermal Conductance Model (TCM) for Efficient Thermal Simulation of 3-D ICs and Packages

## Langhammer, Stefan

- Designing Secure Space Systems

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Larsen, Kim G.

- Exact Schedulability Analysis for Limited-Preemptive Parallel Applications using Timed Automata in UPPAAL

## Le Roy, Frédéric

- DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms


## Lee, Hunjong

- HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

## Lee, Hyuk-Jae

- Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management
- DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Lee, Hyunsei

- ❑ Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning

## Lee, Inhwon

- ❑ An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time

## Lee, Jehun

- ❑ An eDRAM Digital In-Memory Neural Network Accelerator for High-Throughput and Extended Data Retention Time
- ❑ Integer Unit-Based Outlier-Aware LLM Accelerator Preserving Numerical Accuracy of FP-FP GEMM

## Lee, Jieun

- ❑ Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Lee, Jihun

- ❑ HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

## Lee, Jongmin

- ❑ A Synthesizable Thyristor-Like Leakage-Based True Random Number Generator

## Lee, Junyoung

- ❑ Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models


## Lee, Kyeong Seok

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Lee, Seungho

- ❑ RGHT-Q: Reconfigurable GEMM Unit for Heterogeneous-Homogeneous Tensor Quantization

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Lee, Seungil

- ❑ LowGradQ: Adaptive Gradient Quantization for Low-Bit CNN Training via Kernel Density Estimation-Guided Thresholding and Hardware-Efficient Stochastic Rounding Unit

## Lee, Suyoun

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Lee, Wonyoung

- ❑ SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing

## Lee, Yongho

- ❑ Improving Address Translation in Tagless DRAM Cache by Caching PTE Pages
- ❑ Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

- SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing

## Lee, Yoonmyung

---

- An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read

## Lee, Yu-Che

---

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Lee, Zong-Ze

---

- Effective Macro Placement for Very Large Scale Designs using MCTS Guided by Pre-Trained RL

## Leftheriotis, Aimilios

---

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Lehmann, Can Joshua

- Hardware/Software Co-Analysis for Worst Case Execution Time Bounds

## Lemarchand, Laurent

- DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms

## Lemieux, Guy

- MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training

## Leng, YuHao

- TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers using Generative Adversarial Networks

## Leone, Gianluca

- Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach

Click on a title to see the paper



# Papers by Author

## Leupers, Rainer

- FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators
- Static Global Register Allocation for Dynamic Binary Translators
- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms

## Li, Bing

- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design

## Li, Cai

- Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis

## Li, Chengtai

- DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Li, Chenjin

- ☐ Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting

## Li, Gang

- ☐ BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- ☐ SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Li, Gezi

- ☐ Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Li, Guoyu

- ☐ PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Li, Hai “Helen”

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Li, Haiyun

- ❑ MegaRoute: Universal Automated Large-Scale PCB Routing Method with Adaptive Step-Size Search

## Li, Haomin

- ❑ HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing
- ❑ TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

## Li, Hongou

- ❑ Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Li, Huawei

- An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems
- ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Li, Huimin

- HFL: Hardware Fuzzing Loop with Reinforcement Learning

## Li, Huize

- HyAtten: Hybrid Photonic-Digital Architecture for Accelerating Attention Mechanism

## Li, Ji

- HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Li, Jiayi

- ❑ PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Li, Jindong

- ❑ Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA

## Li, Jing

- ❑ Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits

## Li, Jingjin

- ❑ DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Li, Jinhao

- ❑ DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

- SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

## Li, Jinnuo

---

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Li, Jun

---

- A Two-Level SLC Cache Hierarchy for Hybrid SSDs
- CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs

## Li, Kai

---

- Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning

## Li, Liying


---

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems

## Li, Manni

---

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Li, Marrit Jen Hong

---

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Li, Meng

---

- Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing
- SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design
- FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

## Li, Mengchu

---

- SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs

## Li, Miao

---

- DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory

## Li, Sanjiang

---


- Image Computation for Quantum Transition Systems

## Li, Shaoqi

---

- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Li, Shaoxuan

- ❑ OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

## Li, Shu

- ❑ TxISC: Transactional File Processing in Computational SSDs

## Li, Shun

- ❑ AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging

## Li, Tenglong

- ❑ Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA

## Li, Tianyi

- ❑ LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Li, Tingting

- Empowering Quantum Error Traceability with MoE for Automatic Calibration

## Li, Wenming

- Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

## Li, Wentong

- ConZone: A Zoned Flash Storage Emulator for Consumer Devices

## Li, Xiangyu

- FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation

## Li, Xiaolin

- Accelerating Oblivious Transfer with a Pipelined Architecture

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Li, Xiaowei

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Li, Xing

- ❑ Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## Li, Xingquan

- ❑ An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems

## Li, Xinmiao

- ❑ Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting

## Li, Xinyu

- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Li, Xueqing

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

## Li, Yexin

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network


## Li, Yicheng

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Li, Yongfu

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Li, Yonghua

- Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

## Li, Yongjiang

- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture

## Li, You

- DE2: SAT-Based Sequential Logic Decryption with a Functional Description

## Li, Yu

- FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting


## Li, Yuan

- ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Li, Yuecheng

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Li, Yunhui

- GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network

## Li, Zixu

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Lian, Meng

- SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Liang, Chaoqun

- ❑ Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring

## Liang, Jiawei

- ❑ SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices

## Liang, Ling

- ❑ FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

## Liang, Rongjian

- ❑ Hybrid Exact and Heuristic Efficient Transistor Network Optimization for Multi-Output Logic

## Liang, Shengwen

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Liang, Wenhui

- ❑ Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Liang, Xiaoyao

- ❑ BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- ❑ SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Liao, Jianwei

- ❑ A Two-Level SLC Cache Hierarchy for Hybrid SSDs
- ❑ CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs


## Liao, Wang

- ❑ HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Liao, Xiangke

- Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache

## Libro, Mario

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration

## Lieros, Konstantinos

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Liess, Marco

- HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs

## Liljeberg, Pasi

- HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Lim, Dhoui

- Timing-Driven Detailed Placement with Unsupervised Graph Learning

## Lim, Taesoo

- RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements

## Limaye, Ankur

- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

## Lin, Ing-Chao

- SegTransformer: Enhancing Softmax Performance through Segmentation with a ReRAM-Based PIM Accelerator

## Lin, Jai-Ming

- Effective Macro Placement for Very Large Scale Designs using MCTS Guided by Pre-Trained RL

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Lin, Jia-Wei

- Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Lin, Jun

- AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging

## Lin, Longyang

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter
- HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

## Lin, Nan-Chu

- Effective Macro Placement for Very Large Scale Designs using MCTS Guided by Pre-Trained RL

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Lin, Siou-Sian

- ❑ Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

## Lin, Tzu-Chuan

- ❑ Clock and Power Supply-Aware High Accuracy Phase Interpolator Layout Synthesis

## Lin, Xiaolong


- ❑ Timing-Driven Global Placement by Efficient Critical Path Extraction
- ❑ BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- ❑ SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization

## Lin, Xiaoze

- ❑ An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Lin, Yibo

- MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC
- Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection
- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Lin, Yu-En

- Wire-Bonding Finger Placement for FBGA Substrate Layout Design with Finger Orientation Consideration

Click on a title to see the paper

DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Lin, Zijian Huang Yinyin

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Ling, Jiayao

- BMP-SD: Marrying Binary and Mixed-Precision Quantization for Efficient Stable Diffusion Inference
- SBQ: Exploiting Significant Bits for Efficient and Accurate Post-Training DNN Quantization


## Ling, Ming

- ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

## Lippmann, Bernhard

- Multi-Partner Project: Reverse Engineering Methods for Trusted Chip Design (RESEC)

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Liu, Anlin

- Comprehensive RISC-V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation

## Liu, Dancheng

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Liu, Dongsheng

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Liu, Fangxin

- HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing
- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration
- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- ❑ EVASION: Efficient KV CAche CompreSSion via PrOduct QuaNtization

## Liu, Hanjie

---

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Liu, Hao

---

- ❑ SolarML: Optimizing Sensing and Inference for Solar-Powered TinyML Platforms

## Liu, Heng

---

- ❑ MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

## Liu, Hongwei

---

- ❑ Accelerating Oblivious Transfer with a Pipelined Architecture

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Liu, Huichu

- ❑ A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Liu, Jacqueline T.

- ❑ Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress

## Liu, Jialin

- ❑ ConZone: A Zoned Flash Storage Emulator for Consumer Devices

## Liu, Jiawei

- ❑ IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning
- ❑ WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Liu, Jiayu

- ☐ ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

## Liu, Jidong

- ☐ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Liu, Jinguo

- ☐ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction


## Liu, Kang

- ☐ Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations

## Liu, Lihao

- ☐ GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Liu, Liu

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs
- NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Liu, Lixin

- Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

## Liu, Mengxi

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Liu, Mingjie

- FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Liu, Peng

- ❑ Comprehensive RISC-V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation

## Liu, Pengju

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

## Liu, Qiankun

- ❑ MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Liu, Shuailong

- ❑ A Parallel Floating Random Walk Solver for Reproducible and Reliable Capacitance Extraction

## Liu, Shuanglong

- ❑ FPGA-Based Acceleration of MCMC Algorithm through Self-Shrinking for Big Data

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Liu, Silin

- ❑ ERASER: Efficient RTL Fault Simulation Framework with Trimmed Execution Redundancy

## Liu, Siting

- ❑ Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

## Liu, Tianyu

- ❑ Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

## Liu, Tong

- ❑ CPP-SGS: Cycle-Accurate Power Prediction Framework via SNN and Genetic Signal Selection

## Liu, Wei

- ❑ Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Strategy

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Liu, Xianping

- ❑ A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Liu, Xiaoxue

- ❑ DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory

## Liu, Yanfang

- ❑ FUSIS: Fusing Surrogate Models and Importance Sampling for Efficient Yield Estimation

## Liu, Yang

- ❑ ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

## Liu, Yaotian

- ❑ CLAIRE: Composable Chiplet Libraries for AI Inference

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Liu, Yijin

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

## Liu, Yinyi

- PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits
- BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems

## Liu, Yi-Yu

- Wire-Bonding Finger Placement for FBGA Substrate Layout Design with Finger Orientation Consideration

## Liu, Yong

- Accelerating Oblivious Transfer with a Pipelined Architecture

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Liu, Yongchao

- Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines

## Liu, Yongpan

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

## Liu, Zechun

- SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings

## Liu, Zhengwu

- Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation


## Liu, Zhenyu

- AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Liu, Zheyu

- Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

## Liu, Zhiyan

- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

## Liu, Zhouquan

- Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Stategy

## Liu, Zizhen

- ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Löhr, Tobias

- Cybersecurity Challenges of Autonomous Systems

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Loiseau, Antoine

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

## Lojda, Jakub

- Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things

## Lopez, Jesus

- Exploring the Sparsity-Quantization Interplay on a Novel Hybrid SNN Event-Driven Architecture

## Lopez, Kevin

- Cute-Lock: Behavioral and Structural Multi-Key Logic Locking using Time Base Keys

## Lopez, Sonia Prado

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## López, Tomás Antonio

- Evaluating Compiler-Based Reliability with Radiation Fault Injection

## Lora, Michele

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration

## Lorandel, Jordane

- Late Breaking Results: SoC-FPGA HW Trojan Leaking Data through EM Covert Channel

## Lorenz, Marc

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations


## Louri, Ahmed

- A High-Performance and Flexible Accelerator for Dynamic Graph Convolutional Networks

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Lu, Beisi

- GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network

## Lu, Haodong

- TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling

## Lu, Haoran


- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Lu, Jingwei

- Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting

## Lu, Lijun

- Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning



Click on a title to see the paper

# Papers by Author

## Lu, Linhao

- ☐ Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting

## Lu, Liqiang

- ☐ Empowering Quantum Error Traceability with MoE for Automatic Calibration

## Lu, Tianyao

- ☐ Comprehensive RISC-V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation

## Lu, Yunjie

- ☐ Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference

## Lüdtke, Daniel

- ☐ Designing Secure Space Systems

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Lujan, Mikel

- ❑ Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Lukowicz, Paul

- ❑ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Luo, Haowen

- ❑ Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication

## Luo, Haoyang

- ❑ SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support

## Luo, Li

- ❑ Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Luo, Xiapu

- ❑ SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Luo, Yang

- ❑ PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design

## Lüth, Christoph


- ❑ Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics

## Lv, Chenyang

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

## Lv, Yuanqiu

- ❑ Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework



Click on a title to see the paper

# Papers by Author

## Lyu, Dongxu

- HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing
- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

## Lyu, Haoran

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

## Lyu, Yangdi

- CPP-SGS: Cycle-Accurate Power Prediction Framework via SNN and Genetic Signal Selection
- DuSGAI: A Dual-Side Sparse GEMM Accelerator with Flexible Interconnects

## Ma, Chenlin

- Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs
- EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology

## Ma, Jun

---

- Flexible Thermal Conductance Model (TCM) for Efficient Thermal Simulation of 3-D ICs and Packages

## Ma, Kwondo

---


- EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs

## Ma, Mengyang

---

- ConZone: A Zoned Flash Storage Emulator for Consumer Devices

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Ma, Pingchuan

- ❑ BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- ❑ MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

## Ma, Yehan

- ❑ RICH: Heterogeneous Computing for Real-Time Intelligent Control

## Ma, Yiming

- ❑ TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation


## Ma, Yuzhe

- ❑ OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
- Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations
- Bi-Level Optimization Accelerated DRC-Aware Physical Design Automation for Photonic Devices
- iRw: An Intelligent Rewriting
- Automatic Routing for Photonic Integrated Circuits under Delay Matching Constraints

## Ma, Zhiyuan

- Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning

## Maboud, Yassaman Ebrahimzadeh

- Slipstream: Semantic-Based Training Acceleration for Recommendation Models

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Maccanti, Matteo

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Macii, Enrico

- Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction
- Energy-Aware Error Correction Method for Indoor Positioning and Tracking

## Mahajan, Divya

- Slipstream: Semantic-Based Training Acceleration for Recommendation Models

## Mahajan, Ravi

- On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Mahmoud, Abdulrahman

- ❑ PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems

## Mai, Ken

- ❑ A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

## Mallah, Maen

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

## Mallya, Neethu Bal

- ❑ A Performance Analysis of Chiplet-Based Systems

## Maneux, Cristell

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Maniatakos, Michail

- Coala: Coalescion-Based Acceleration of Polynomial Multiplication for GPU Execution
- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation

## Mankali, Lakshmi Likhitha

- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation

## Manoni, Simone

- SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions

## Mao, Wanru

- HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Mao, Yunlong

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

## Mao, Zhigang

- HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler
- A Low-Power Mixed-Precision Integrated Multiply-Accumulate Architecture for Quantized Deep Neural Networks

## Marinelli, Tommaso

- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Marmpena, Mina

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

Click on a title to see the paper


DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



## Marongiu, Andrea

- Enabling Security on the Edge: A CHERI Compartmentalized Network Stack

## Marot, Victor

- Nanoelectromechanical Binary Comparator for Edge-Computing Applications

## Marotzke, Adrian

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Martín, Laura Gutiérrez

- Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection

## Martina, Maurizio

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Martis, Luca

- Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach

## Masar, Filip

- Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators

## Masera, Guido

- TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

## Masouros, Dimosthenis

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach
- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Massa, Riccardo

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Masukawa, Ryozo

- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

## Mattioli, Veronica

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Mauderer, Andreas

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Mautone, N.

- ❑ Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Mayahinia, Mahta

- ❑ InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Mazonka, Oleg

- ❑ Coala: Coalescion-Based Acceleration of Polynomial Multiplication for GPU Execution

## McCrabb, Andrew

- ❑ GLEAM: Graph-Based Learning through Efficient Aggregation in Memory

## McDonald-Maier, Klaus D.

- ❑ Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Meloni, Paolo

- Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach

## Mendicino, B.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs


## Meng, Chang

- Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining

## Meng, Yuan

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Mercogliano, Stefano

- Umbra: An Efficient Framework for Trusted Execution on Modern TrustZone-Enabled Microcontrollers

## Merrett, Geoff

- Power- and Deadline-Aware Dynamic Inference on Intermittent Computing Systems

## Metta, Ravindra


- SMT-Based Repairing Real-Time Task Specifications

## Michael, Maria K.

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Michez, Alain

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)



Click on a title to see the paper

# Papers by Author

## Miele, Antonio

- ❑ HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms

## Mikolajick, Thomas

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Miller, Nathan Eli

- ❑ Low-Latency Digital Feedback for Stochastic Quantum Calibration using Cryogenic CMOS


## Min, Kyungjun

- ❑ Improving LLM-Based Verilog Code Generation with Data Augmentation and RL

## Ming, Jingdian

- ❑ Side-Channel Collision Attacks against ASCON

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Miniskar, Narasinga Rao

- ❑ Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming

## Mir, Fouwad

- ❑ Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)


## Miranda, Jose

- ❑ Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection
- ❑ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Miro-Panades, Ivan

- ❑ Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Mishchenko, Alan

- ❑ SimGen: Simulation Pattern Generation for Efficient Equivalence Checking

## Mishra, Prabhat

- ❑ Security Assertions for Trusted Execution Environments

## Mishra, Subrat

- ❑ Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology

## Missaoui, Sondess

- ❑ Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Mitra, Tulika

- ❑ DAOP: Data-Aware Offloading and Predictive Pre-Calculation for Efficient MoE Inference

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

- HyAtten: Hybrid Photonic-Digital Architecture for Accelerating Attention Mechanism

## Mittal, Sparsh

---

- A 101 TOPS/W and 1.73 TOPS/mm<sup>2</sup> 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier

## Miyasaka, Yukio

---

- Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization

## Mohan, Prashanth

---

- A Soft Error Tolerant Flip-Flop for eFPGA Configuration Hardening in 22nm FinFET Process

## Mohapatra, Debabrata

---

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Moitra, Abhishek

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## Mongelli, Gianmarco

- Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory

## Mongiello, Marina

- Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions

## Mongus, Domen

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Montiel-Nelson, Juan A.

- Multi-Partner Project: Enabling Digital Technologies for Holistic Health-Lifestyle Motivational and Assisted Supervision Supported by Artificial Intelligence Network (H2TRAIN)

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Mook, Niels

- Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract

## Moradi, Amir

- One More Motivation to Use Evaluation Tools this Time for Hardware Multiplicative Masking of AES

## Moreira, Matheus Trevisan

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Morge-Rollet, Louis

- DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEdDeD Platforms

## Mori, Pierpaolo

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

Click on a title to see the paper



DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Morris, Jalil

- Quantifying Trade-Offs in Power, Performance, Area, and Total Carbon Footprint of Future Three-Dimensional Integrated Computing Systems

## Moualhi, Amira

- Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Mouratidis, Haralambos

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Moy, Christophe

- Late Breaking Results: SoC-FPGA HW Trojan Leaking Data through EM Covert Channel

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Mrazek, Vojtech

- ❑ Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators

## Mu, Jianan

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Mueller-Gritschneider, Daniel

- ❑ HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization
- ❑ Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks

## Mugdho, Sohan Salahuddin

- ❑ FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Mukherjee, Chhandak

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Mukhopadhyay, Saibal

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges
- Low-Latency Digital Feedback for Stochastic Quantum Calibration using Cryogenic CMOS


## Müller-Both, Rasmus

- Federated Reinforcement Learning for Optimizing the Power Efficiency of Edge Devices

## Müller, Franz

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Müller, Jörg

- Specification Mining Facing Generative AI

## Müller, Markus

- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability

## Muneer, Badar

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Muttillo, Vittoriano

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Myers, James

- Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Na, Minhyoung

- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

## Nacif, José Augusto M.

- SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Nadeem, Mohamed

- Polynomial Formal Verification of Sequential Circuits using Weighted-AIGs

## Naeemi, Azad J.

- Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Naim, Belal Abu

- ❑ Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Nair, Harideep

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

## Nair, Prashant J.

- ❑ Slipstream: Semantic-Based Training Acceleration for Recommendation Models

## Nakura, Toru

- ❑ A 10ps-Order Flexible Resolution Time-to-Digital Converter with Linearity Calibration and Legacy FPGA

## Nalla, Pragnya Sudershan

- ❑ CLAIRE: Composable Chiplet Libraries for AI Inference


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Nam, Donghyun

- RGHT-Q: Reconfigurable GEMM Unit for Heterogeneous-Homogeneous Tensor Quantization

## Nam, Haejin

- C2C: A Framework for Critical Token Classification in Transformer-Based Inference Systems

## Nam, Yujin

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## Nandal, Deeksha

- Are LLMs Ready for Practical Adoption for Assertion Generation?

## Narang, Gaurav

- Odin: Learning to Optimize Operation Unit Configuration for Energy-Efficient DNN Inferencing

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Nardi, Alessandra

- Early Functional Safety and PPA Evaluation of Digital Designs

## Nassar, Hassan

- Hardware/Software Co-Analysis for Worst Case Execution Time Bounds
- REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

## Nassereldine, Amir

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Naveed, Akram Mohammed

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Nayan, Md Mizanur Rahaman

- ❑ Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col

## Nayar, Vishal

- ❑ Transistor Aging and Circuit Reliability at Cryogenic Temperatures

## Nechi, Anouar

- ❑ Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Neckel-Wesling, Bruno

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Nelissen, Geoffrey

- Exact Schedulability Analysis for Limited-Preemptive Parallel Applications using Timed Automata in UPPAAL

## Nemcova, Andrea

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Neves, Nuno

- RVEBS: Event-Based Sampling on RISC-V

## Ng, Samuel Sze Hang

- Towards Fast Automatic Design of Silicon Dangling Bond Logic

## Nguyen, Xuan Truong

- Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management

DATE  
2025


Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

## Ni, Kai

---

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Ni, Leibin

---

- Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Ni, Tianming

---


- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition
- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## Ni, Yichen

---

- Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Ni, Yinchen

- RICH: Heterogeneous Computing for Real-Time Intelligent Control
- RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures

## Ni, Zhongyi

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction


## Nicolas, Marie-Aïnhoa

- Late Breaking Results: SoC-FPGA HW Trojan Leaking Data through EM Covert Channel

## Nicoletti, Daniele

- A Baseline Framework for the Qualification of LTL Specification Miners

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Nie, Mu

- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition

## Nieri, Tommaso

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Nierstrasz, Vincent

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Nikolaos, Papagiannopoulos

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Nikolaou, Panagiota

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Niu, Dan

- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture
- A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs

## Noh, Sam H.

- RemapCom: Optimizing Compaction Performance of LSM Trees via Data Block Remapping in SSDs


## Noorlander, Martijn

- TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models

## Nota, Andrea

- Teleoperation as a Step towards Fully Autonomous Systems

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Novo, David

- ❑ c2c-gem5: Full System Simulation of Cache-Coherent Chip-to-Chip Interconnects

## O'Connor, Ian

- ❑ Improving Chip Design Enablement for Universities in Europe – A Position Paper

## Odema, Mohanad

- ❑ Performance Implications of Multi-Chiplet Neural Processing Units on Autonomous Driving Perception

## Ogbogu, Chukwufumnanya

- ❑ DEAR: Dependable 3D Architecture for Robust DNN Training

## Oh, Yeong Hwan

- ❑ MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Oh, Yunho

- HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

## Ohse, Benedikt

- Circuits in a Box: Computing High-Dimensional Performance Spaces for Analog Integrated Circuits

## Olbrich, Markus

- Formally Verifying Analog Neural Networks with Device Mismatch Variations

## Olchawa, Andrzej

- Designing Secure Space Systems

## Ongil, Celia López

- Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Ortega, Eduardo

- Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor

## Otero, Andrés

- Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection

## Otoni, Rodrigo

- Monomorphism-Based CGRA Mapping via Space and Time Decoupling

## Ottavi, Marco

- TrackScorer: Skyrmion Logic-in-Memory Accelerator for Tree-Based Ranking Models

## Ottaviano, Alessandro

- Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring

Click on a title to see the paper



# Papers by Author

## Ottella, Marco

- ❑ Multi-Partner Project: Enabling Digital Technologies for Holistic Health-Lifestyle Motivational and Assisted Supervision Supported by Artificial Intelligence Network (H2TRAIN)

## Ozberk, Muhammed

- ❑ Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Pagliari, Daniele Jahier

- ❑ Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN
- ❑ Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction

## Pagliarini, Samuel

- ❑ Late Breaking Results: Is Reconfigurable-Based Obfuscation Secure?

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Pahl, Marc-Oliver

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Pahwa, Girish

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing

## Pal, Debjit

- Are LLMs Ready for Practical Adoption for Assertion Generation?

## Pal, Priyanjana

- ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Palazzi, Valentina

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Palesi, Maurizio

- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

## Paliaroutis, Georgios Ioannis

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Palumbo, Francesca

- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Pamunuwa, Dinesh

- Nanoelectromechanical Binary Comparator for Edge-Computing Applications

Click on a title to see the paper



# Papers by Author

## Pan, Chen

- Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry

## Pan, Hongyang

- ELMMap: Area-Driven LUT Mapping with  $k$ -LUT Network Exact Synthesis

## Pan, Lunshuai

- GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture

## Pan, Zhixin

- Hardware-Assisted Ransomware Detection using Automated Machine Learning

## Panato, Marco

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Panda, Priyadarshini

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption
- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Pande, Partha Pratim


- Odin: Learning to Optimize Operation Unit Configuration for Energy-Efficient DNN Inferencing
- DEAR: Dependable 3D Architecture for Robust DNN Training

## Pandey, Manish

- Specification Mining Facing Generative AI

## Pang, Hong

- Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units



Click on a title to see the paper

# Papers by Author

## Panteleaki, Aikaterini Maria

- ❑ Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators

## Pao, Hsun-Wei

- ❑ Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Papadakis, Nikolaos

- ❑ Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Papadimitriou, George

- ❑ From Gates to SDCs: Understanding Fault Propagation through the Compute Stack

## Papadopoulos, Yiannis

- ❑ Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

Click on a title to see the paper


DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Papalamprou, Ilias

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Papanikas, Dimitris

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Papastergiou, Spyros

- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Papavassiliou, Symeon


- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Papoutsakis, Manos

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Paramanayakam, Varatheepan

- Less is More: Optimizing Function Calling for LLM Execution on Edge Devices

## Parihar, Shivendra S.

- Pushing the Boundaries of AI Chips: From Monolithic 3D CMOS to Cryogenic Computing

## Park, Chunmyung

- Leveraging Hot Data in a Multi-Tenant Accelerator for Effective Shared Memory Management

## Park, Gyeonghwan

- DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Park, Gyeongseo

- Co-UP: Comprehensive Core and Uncore Power Management for Latency-Critical Workloads

## Park, Heechun

- Timing-Driven Detailed Placement with Unsupervised Graph Learning

## Park, Hyeonwoo

- Improving LLM-Based Verilog Code Generation with Data Augmentation and RL

## Park, Jeongwoo

- RGHT-Q: Reconfigurable GEMM Unit for Heterogeneous-Homogeneous Tensor Quantization

## Park, Jihoon

- COMPASS: A Compiler Framework for Resource-Constrained Crossbar-Array Based In-Memory Deep Learning Accelerators

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Park, Jingu

- RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements

## Park, Jongho

- Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models

## Park, Jong-Keuk

- Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Park, Jongkil

- Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Park, Jongsun

- Speeding-up Successive Read Operations of STT-MRAM via Read Path Alternation for Delay Symmetry

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- PS-GS: Group-Wise Parallel Rendering with Stage-Wise Complexity Reductions for Real-Time 3D Gaussian Splatting

## Park, Junbum

---

- Buddy ECC: Making Cache Mostly Clean in CXL-Based Memory Systems for Enhanced Error Correction at Low Cost
- SPB: Towards Low-Latency CXL Memory via Speculative Protocol Bypassing

## Park, Sanghyun

---


- Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

## Park, Seonghyeon

---

- Improving LLM-Based Verilog Code Generation with Data Augmentation and RL

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Park, Seongsik

- ❑ Late Breaking Results: Improving Deep SNNs with Gradient Clipping and Noise Exploitation in Neuromorphic Devices

## Park, Sunghye


- ❑ Neural Circuit Parameter Prediction for Efficient Quantum Data Loading

## Pasricha, Sudeep

- ❑ UPAQ: A Framework for Real-Time and Energy-Efficient 3D Object Detection in Autonomous Vehicles
- ❑ SAFELOC: Overcoming Data Poisoning Attacks in Heterogeneous Federated Machine Learning for Indoor Localization
- ❑ SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Passerone, Claudio

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## Patil, Yogesh Ramesh


- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

## Patti, Davide

- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

## Paulweber, Michael

- Multi-Partner Project: Shaping the Vehicle of the Future - How FEDERATE and HAL4SDV are Steering Europe's Software-Defined Vehicle Ecosystem



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Pavlidis, Vasilis F.

- A Comprehensive Inductance-Aware Modeling Approach to Power Distribution Network in Heterogeneous 3D Integrated Circuits

## Peham, Tom

- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability

## Pelcat, Maxime

- Comb Frequency Division Multiplexing: A Non-Binary Modulation for AirGap Covert Channel Transmission

## Pelke, Rebecca

- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Peng, Jian

- SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices

## Peng, Keyu

- Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

## Peng, Shiyu

- FPGA-Based Acceleration of MCMC Algorithm through Self-Shrinking for Big Data

## Peng, Tianfan

- HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models

## Peng, Wanyue

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Peng, Yungen

- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Perotti, Matteo

- AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors

## Perri, Stefania

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Perumkunnil, Manu

- A System Level Performance Evaluation for Superconducting Digital Systems

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Piao, Shengmin

- Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

## Picek, Stjepan

- Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2

## Pinckney, Nathaniel

- ChipVQA: Benchmarking Visual Language Models for Chip Design

## Plomp, Johan

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Pohl, Devin

- Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Pokhrel, Ankit

- A System Level Performance Evaluation for Superconducting Digital Systems

## Polian, Ilia

- Optimal Synthesis of Memristive Mixed-Mode Circuits

## Politi, Sevasti


- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Pollo, Giovanni

- Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction

## Poncino, Massimo

- Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction



Click on a title to see the paper

# Papers by Author

- Energy-Aware Error Correction Method for Indoor Positioning and Tracking

## Portilla, Jorge

---

- Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection

## Pozzi, Laura

---

- Monomorphism-Based CGRA Mapping via Space and Time Decoupling

## Prasad, Arpan Suravi

---


- Distributed Inference with Minimal Off-Chip Traffic for Transformers on Low-Power MCUs

## Prasad, R. R. Venkatesha

---

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators


DATE  
2025



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Prasad, Yamuna

- ❑ Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework

## Pravadelli, Graziano

- ❑ A Baseline Framework for the Qualification of LTL Specification Miners
- ❑ A Lightweight CNN for Real-Time Pre-Impact Fall Detection

## Prehofer, Christian

- ❑ Cybersecurity Challenges of Autonomous Systems

## Priano, Lorenzo


- ❑ Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Protopapas, Panos

- ❑ Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Pu, Jin

- ❑ TxISC: Transactional File Processing in Computational SSDs

## Pulavarthi, Vaishnavi

- ❑ Are LLMs Ready for Practical Adoption for Assertion Generation?

## Purayil, Navaneeth Kunhi

- ❑ AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors

## Qi, Bin

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

## Qi, Mengnan

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Qi, Yuanrui

- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

## Qian, Chao

- Timing-Driven Global Placement by Efficient Critical Path Extraction

## Qian, Weikang

- Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework
- Gradient Approximation of Approximate Multipliers for High-Accuracy Deep Neural Network Retraining

## Qiao, Fei

- Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## **Qin, Aoxiang**

- Operation Dependency Graph-Based Scheduling for High-Level Synthesis

## **Qin, Jiajun**

- HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models


## **Qin, Ruiyang**

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs
- Enabling Memory-Efficient On-Device Learning via Dataset Condensation

## **Qiu, Ruidi**

- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Qiu, Yuhang

- ❑ Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

## Qu, Cheng

- ❑ Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

## Qu, Xiaoyang


- ❑ Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

## Quetschlich, Nils

- ❑ Improving Figures of Merit for Quantum Circuit Compilation

## Raffo, Luigi


- ❑ Enabling SNN-Based Near-MEA Neural Decoding with Channel Selection: An Open-HW Approach



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Raheli, Riccardo

- ❑ Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Rahimi, Hemin

- ❑ One More Motivation to Use Evaluation Tools this Time for Hardware Multiplicative Masking of AES

## Raj, Ritik

- ❑ Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col

## Rakin, Adnan Siraj

- ❑ Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress

## Rakka, Mariam

- ❑ SoftmAP: Software-Hardware Co-Design for Integer-Only Softmax on Associative Processors

Click on a title to see the paper

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



## Ramachandran, Akshat

- ❑ Architect v2: Learning the Hardware Accelerator Design Space through Unified Representations

## Ramos, Fábio T.

- ❑ SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Rao, Siddharth

- ❑ InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Rao, Veena

- ❑ Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Raptis, Evangelos

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Raptis, Spyridon

- ❑ Minimum Time Maximum Fault Coverage Testing of Spiking Neural Networks

## Ratschbacher, Lothar

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

## Ratto, Francesco

- ❑ Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Ravi, Prasanna

- ❑ Late Breaking Results: Practical Electromagnetic Fault Injection on Intel Neural Compute Stick 2

## Ravindran, Kaushik

- ❑ A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Raymond, Ivris

- GLEAM: Graph-Based Learning through Efficient Aggregation in Memory

## Real, Maria Mendez

- Comb Frequency Division Multiplexing: A Non-Binary Modulation for AirGap Covert Channel Transmission

## Realino, Pedro E. F.


- SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Reda, Sherief

- Fast Machine Learning Based Prediction for Temperature Simulation using Compact Models

## Reefat, Hasin Ishraq


- TARN: Trust Aware Routing To Enhance Security In 3D Network-on-Chips



Click on a title to see the paper

# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Reghenzani, Federico

- Evaluating Compiler-Based Reliability with Radiation Fault Injection

## Reich, Jan

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Reimann, Lennart M.

- Static Global Register Allocation for Dynamic Binary Translators

## Ren, Erxiang

- Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

## Ren, Haoxing

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization

Click on a title to see the paper



# Papers by Author

- ChipVQA: Benchmarking Visual Language Models for Chip Design
- FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware

## Ren, Jianfeng

---

- DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Ren, Mark

---

- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

## Ren, Pengyu

---


- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Ren, Wenjie

---

- Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Ren, Yuan

- ❑ Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation

## Reuter, Maximilian

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Rezaei, Amin

- ❑ Cute-Lock: Behavioral and Structural Multi-Key Logic Locking using Time Base Keys


## Rhe, Johnny

- ❑ Low-Rank Compression for IMC Arrays

## Riahi, Mohamed Amine

- ❑ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Riaz, Anjum

- Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework

## Richter-Brockmann, Jan

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Rizzi, Carmine

- SimGen: Simulation Pattern Generation for Efficient Equivalence Checking

## Robins, Dylan

- Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory

## Rocha, Tiago

- RVEBS: Event-Based Sampling on RISC-V

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Rodrigues, Joachim

- Improving Chip Design Enablement for Universities in Europe – A Position Paper

## Rodriguez, Nicolas Daniel

- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

## Rogers, Ethan G.

- FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

## Rohbani, Nezam

- BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

## Rokicki, Simon


- Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Roma, Nuno

- RVEBS: Event-Based Sampling on RISC-V

## Roselli, Luca

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Rosing, Tajana

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption
- Late Breaking Results: Hyperdimensional Regression with Fine-Grained and Scalable Confidence-Based Learning

## Rossi, Davide

- Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Rostami, Mohamadreza

- ❑ HFL: Hardware Fuzzing Loop with Reinforcement Learning

## Roux-Sibillon, Victor

- ❑ Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

## Roy, Debapriya Basu

- ❑ Three Eyed Raven: An On-Chip Side Channel Analysis Framework for Run-Time Evaluation


## Roy, Kaushik

- ❑ Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Roy, Sujoy Sinha

- ❑ Pasta on Edge: Cryptoprocessor for Hybrid Homomorphic Encryption

DATE  
2025



Main Menu

Conference

Sessions

Authors



Click on a title to see the paper



# Papers by Author

- Exploring Large Integer Multiplication for Cryptography  
Targeting In-Memory Computing

## Rubattu, Claudio

---

- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Russo, Enrico

---

- Optimizing Qubit Assignment in Modular Quantum Systems via Attention-Based Deep Reinforcement Learning

## Ryckaert, Julien


---

- Late Breaking Results: Thermal Feasibility of Backside Integrated LDOs in 2.5D/3D System-in-Package using Nanosheet Technology

## Ryu, Sungju

---

- Thanos: Energy-Efficient Keyword Spotting Processor with Hybrid Time-Feature-Frequency-Domain Zero-Skipping



Click on a title to see the paper

# Papers by Author

## Saad, Joe

- Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries

## Sad, Christos

- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Sadeghi, Ahmad-Reza


- HFL: Hardware Fuzzing Loop with Reinforcement Learning

## Sadovskykh, Andrey

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## Saha, Anurup

- EGIS: Entropy Guided Image Synthesis for Dataset-Agnostic Testing of RRAM-Based DNNs



Click on a title to see the paper

# Papers by Author

## Saidi, Selma

- Teleoperation as a Step towards Fully Autonomous Systems

## Salami, Behzad

- BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

## Salzmann, Josef

- Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks


## Sami, Humza

- EDA-Aware RTL Generation with Large Language Models

## Sampath, Shambhavi Balamuthu

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Sander, Ingo

- ❑ Towards Coherent Semantics: A Quantitatively Typed EDSL for Synchronous System Design

## Sankar, Sriram

- ❑ From Gates to SDCs: Understanding Fault Propagation through the Compute Stack

## Sapatnekar, Sachin S.

- ❑ ML-Based AIG Timing Prediction to Enhance Logic Optimization
- ❑ Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables
- ❑ CLAIRE: Composable Chiplet Libraries for AI Inference

## Sarbazi-Azad, Hamid

- ❑ BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Sauer, Axel

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Savary, Louis

- Hardware/Software Runtime for GPSA Protection in RISC-V Embedded Cores

## Savidis, Ioannis

- TARN: Trust Aware Routing To Enhance Security In 3D Network-on-Chips

## Savva, Antonis

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Sawan, Mohamad

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Sayadi, Hossein

- ❑ *REACT*: Randomized Encryption with AI-Controlled Targeting for Next-Gen Secure Communication

## Scaramuzza, P.

- ❑ Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Scheffler, Paul

- ❑ SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions

## Schifano, Sebastiano Fabio

- ❑ Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Schlägl, Manfred

- ❑ Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes

Click on a title to see the paper



# Papers by Author


## Schlichtmann, Ulf

- Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device
- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN
- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design
- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)
- SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs
- Rapid Fault Injection Simulation by Hash-Based Differential Fault Effect Equivalence Checks

## Schmid, Ludwig

- Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers

DATE  
2025



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability

## Schmid, Patrick

---

- A Hardware-Assisted Approach for Non-Invasive and Fine-Grained Memory Power Management in MCUs

## Schmid, Ulrich

---

- Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks

## Schmidt, Heidemarie

---


- Optimal Synthesis of Memristive Mixed-Mode Circuits

## Schneider, Christopher

---

- Circuits in a Box: Computing High-Dimensional Performance Spaces for Analog Integrated Circuits

DATE  
2025




Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Schober, Alexander

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Schulz, Laura

- Improving Figures of Merit for Quantum Circuit Compilation

## Schulz, Martin

- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing

## Sciangula, Gerlando

- Modeling the SL-LET Paradigm in AUTOSAR Adaptive

## Scordino, Claudio

- Modeling the SL-LET Paradigm in AUTOSAR Adaptive

## Searles, Andrew

- EILID: Execution Integrity for Low-End IoT Devices


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Seckiner, Soner

- MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

## Sekanina, Lukas

- Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators

## Sentieys, Olivier

- MPTorch-FPGA: A Custom Mixed-Precision Framework for FPGA-Based DNN Training

## Seo, Donguk

- An Efficient On-Chip Reference Search and Optimization Algorithms for Variation-Tolerant STT-MRAM Read

## Seo, Jaewon

- HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

Click on a title to see the paper



# Papers by Author

## Seo, Jamin

- ❑ Architect v2: Learning the Hardware Accelerator Design Space through Unified Representations

## Seo, Minseok

- ❑ DEAR-PIM: Processing-in-Memory Architecture with Disaggregated Execution of All-Bank Requests

## Seo, Sangmin

- ❑ Efficient Approximate Nearest Neighbor Search via Data-Adaptive Parameter Adjustment in Hierarchical Navigable Small Graphs

## Sertaridis, Ilias

- ❑ Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

## Sha, Zhibing

- ❑ A Two-Level SLC Cache Hierarchy for Hybrid SSDs

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs

## **Shaik, Ashfaq Hussain**

---

- Compatibility Graph Assisted Automatic Hardware Trojan Insertion Framework

## **Shaik, Gouse Basha**

---

- Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with on-Chip im2col

## **Shamieh, Laith A.**


---

- Low-Latency Digital Feedback for Stochastic Quantum Calibration using Cryogenic CMOS

## **Shan, Weiwei**

---

- Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis



Click on a title to see the paper

# Papers by Author

## Shang, Li

- GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network
- INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

## Shao, Kunming

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis


## Shao, Zili

- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage
- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs
- Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Sharif, Omar

- A Resource-Aware Residual-Based Gaussian Belief Propagation Accelerator Toolflow

## She, Jiarui

- SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Sheldrick, Leila

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Shen, Chaoyao

- TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation

## Shen, Chun-Wei

- Spatial Modeling with Automated Machine Learning and Gaussian Process Regression Techniques for Imputing Wafer Acceptance Test Data

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Shen, Diyou

- ❑ TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters beyond 1000 FPUs

## Shen, Guobin

- ❑ Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA

## Shen, Jinyi

- ❑ INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

## Shen, John Paul

- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

## Shen, Junzhong

- ❑ SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity

DATE  
2025


Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Shen, Minghua

---

- Operation Dependency Graph-Based Scheduling for High-Level Synthesis
- Poros: One-Level Architecture-Mapping Co-Exploration for Tensor Algorithms

## Shen, Muyan

---

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Shen, Qingni

---

- SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Shen, Runnan

---

- Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Shen, Wan

- ❑ FPGA-Based Acceleration of MCMC Algorithm through Self-Shrinking for Big Data

## Shen, Xiaolong

- ❑ Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Shen, Yingtao

- ❑ SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

## Shen, Zhaoyan

- ❑ One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs

## Sheng, Jian

- ❑ LCache: Log-Structured SSD Caching for Training Deep Learning Models

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

DATE  
2025

## Sheng, Weiguang

- HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

## Shi, Chuan


- IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning
- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

## Shi, Daijing

- PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Shi, Guangming

- Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter



Click on a title to see the paper

# Papers by Author

## Shi, Liang

- ConZone: A Zoned Flash Storage Emulator for Consumer Devices

## Shi, Longxing

- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration

## Shi, Xizhe

- Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection

## Shi, Yang

- SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity
- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Shi, Yiyu

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs
- Enabling Memory-Efficient On-Device Learning via Dataset Condensation
- FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

## Shi, Yizhou

- Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems

## Shi, Yunqi

- Timing-Driven Global Placement by Efficient Critical Path Extraction

## Shi, Zhengyuan

- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Shin, Hyunseob

- ❑ FlexENM: A Flexible Encrypting-Near-Memory with Refresh-Less eDRAM-Based Multi-Mode AES

## Shin, Jihō

- ❑ *SparseInfer*: Training-Free Prediction of Activation Sparsity for Fast LLM Inference

## Shinde, Shweta

- ❑ XRAY: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects

## Shu, Ziyu

- ❑ Hardware-Assisted Ransomware Detection using Automated Machine Learning

## Sifalakis, Manolis

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Sigl, Georg

- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

## Silvano, Cristina

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Silvas, E.

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators

## Sim, Yonguk

- IterL2Norm: Fast Iterative L2-Normalization

## Simek, Vaclav

- Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things

DATE  
2025

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Sinanoglu, Ozgur

- RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation

## Singampalli, Akhil

- SAFELOC: Overcoming Data Poisoning Attacks in Heterogeneous Federated Machine Learning for Indoor Localization

## Singh, Mridula


- Cybersecurity Challenges of Autonomous Systems

## Sinha, Sharad

- UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE

## Sini, Jacopo


- Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods



Click on a title to see the paper

# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Siozios, Kostas

- ❑ Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Sistani, Masiar

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Skandylas, Charilaos

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Slimani, Camélia

- ❑ DisPEED: Distributing Packet Flow Analyses in a Swarm of Heterogeneous EmbEddeD Platforms

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Smital, Lukas

- Multi-Partner Project: Sports Performance and Health Assessment in the DistriMuse Project

## Smith, Jeffrey

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Smrz, Pavel

- Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things

## Snelgrove, Ashton


- OpenMFDA: Microfluidic Design Automation in Three Dimensions

## Sobrino, Daniel Sanz

- Pasta on Edge: Cryptoprocessor for Hybrid Homomorphic Encryption


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Soleimani, Mohammad Arman

- BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

## Solouki, Mohammadreza Amel

- Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods

## Song, Eunji

- ML-Based Fast and Accurate Performance Modeling and Prediction for High-Speed Memory Interfaces across Different Technologies

## Song, Jiahao

- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Song, William J.

- RoTA: Rotational Torus Accelerator for Wear Leveling of Neural Processing Elements

## Song, Yuhong

- Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager

## Song, Zhuoran

- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

## Sorokos, Ioannis


- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Sotiriou, Christos

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Sotiropoulos, Aris

- ❑ Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Sotoudeh, Matthew

- ❑ Efficient SAT-Based Bounded Model Checking of Evolving Systems

## Soudris, Dimitrios

- ❑ Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach
- ❑ Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Sourdis, Ioannis

- ❑ A Performance Analysis of Chiplet-Based Systems

## Sousa, Leonel

- ❑ RVEBS: Event-Based Sampling on RISC-V


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Spadavecchia, Giuseppe

- Decentralizing IoT Data Processing: The Rise of Blockchain-Based Solutions

## Spagnolo, Fanny

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Spatharakis, Dimitrios

- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

## Spellini, Stefano

- Exploiting SysML v2 Modeling for Automatic Smart Factories Configuration

## Sperling, Nora

- Teleoperation as a Step towards Fully Autonomous Systems

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Spieck, Jan

- Co-Design of Sustainable Embedded Systems-on-Chip

## Spinelli, Daniele

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Spyrou, Theofilos


- C3CIM: Constant Column Current Memristor-Based Computation-in-Memory Micro-Architecture

## Srinivasan, Srinidhi

- Exact Schedulability Analysis for Limited-Preemptive Parallel Applications using Timed Automata in UPPAAL

## Stade, Yannick

- Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## **Stamoulis, Dimitrios**

---

- RankMap: Priority-Aware Multi-DNN Manager for Heterogeneous Embedded Devices
- Less is More: Optimizing Function Calling for LLM Execution on Edge Devices

## **Stamoulis, Iakovos**

---

- A CNN Compression Methodology for Layer-Wise Rank Selection Considering Inter-Layer Interactions

## **Starcik, Milenko**

---

- Designing Secure Space Systems

## **Stechele, Walter**


---

- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## **Steinhorst, Sebastian**

---

- Cybersecurity Challenges of Autonomous Systems



Click on a title to see the paper

# Papers by Author

- Designing Resilient Autonomous Systems with the Reflex Pattern
- Designing Secure Space Systems
- Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## **Stewart, Rebecca**

---

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## **Stober, Dirk**

---


- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing

## **Stockham, Skylar**

---

- OpenMFDA: Microfluidic Design Automation in Three Dimensions

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Stratigopoulos, Haralampos-G.

- Minimum Time Maximum Fault Coverage Testing of Spiking Neural Networks
- Analog Circuit Anti-Piracy Security by Exploiting Device Ratings

## Strikos, Panagiotis

- A Performance Analysis of Chiplet-Based Systems

## Strnadel, Josef

- Multi-Partner Project: LoLiPoP-IoT – Design and Simulation of Energy-Efficient Devices for the Internet of Things

## Studer, Christoph

- Improving Chip Design Enablement for Universities in Europe – A Position Paper

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Su, Jianghao

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

## Sudhakaran, Sunil

- Application of Formal Methods (SAT/SMT) to the Design of Constrained Codes

## Suh, Il Hong

- Late Breaking Results: Dynamically Scalable Pruning for Transformer-Based Large Language Models


## Suhail, Syed M.

- FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware

## Sui, Yulei

- Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Sumbul, H. Ekin

- ❑ A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Sun, Changyin

- ❑ A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs

## Sun, Faxian

- ❑ AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA

## Sun, Gongjian

- ❑ LiGNN: Accelerating GNN Training through Locality-Aware Dropout

## Sun, Junjiao

- ❑ Solving the Cold-Start Problem for the Edge: Clustering and Adaptive Deep Learning for Emotion Detection


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Sun, Kairui

- LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation

## Sun, Kaoyi

- EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology

## Sun, Lianlong

- Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines

## Sun, Lin

- FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs

## Sun, Mingqiang

- RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture

Click on a title to see the paper



# Papers by Author

- SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

## Sun, Ninghui

---

- Accelerating Oblivious Transfer with a Pipelined Architecture

## Sun, Penghao

---

- TxISC: Transactional File Processing in Computational SSDs

## Sun, Qingxiao

---

- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration
- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers
- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism
- EVASION: Efficient KV CAche CompreSsion via ProOduct QuaNtization

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Sun, Ruiqi

- SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

## Sun, Yuquan

- Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits

## Sun, Zhong

- GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture

## Sunny, Febin P.

- UPAQ: A Framework for Real-Time and Energy-Efficient 3D Object Detection in Autonomous Vehicles


## Symons, Arne

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Tagliavini, Giuseppe

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN

## Tahoori, Mehdi B.

- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)
- ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters
- InterA-ECC: Interconnect-Aware Error Correction in STT-MRAM

## Tan, Jingweijia


- A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Tan, Siwei

- Empowering Quantum Error Traceability with MoE for Automatic Calibration

## Tang, Dan

- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis using LuaJIT

## Tang, Enhao

- AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging

## Tang, Hao

- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

## Tang, Jiaping

- ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Tang, Minjin

- Flexible Thermal Conductance Model (TCM) for Efficient Thermal Simulation of 3-D ICs and Packages
- SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity

## Tang, Ningzhi

- Enabling Memory-Efficient On-Device Learning via Dataset Condensation

## Tang, Ruofei

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis


## Tang, Shidi

- ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Tang, Wei

- Practical MU-MIMO Detection and LDPC Decoding through Digital Annealing

## Tang, Xiyuan

- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support

## Tang, Xuan

- Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache

## Tang, Zhixin

- LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model

## Tang, Zhimin

- Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

Click on a title to see the paper



# Papers by Author

## Tao, Wei

- Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

## Taouil, Mottaqiallah

- Multi-Partner Project: Securing Future Edge-AI Processors in Practice (CONVOLVE)

## Tappe, Daniel

- Teleoperation as a Step towards Fully Autonomous Systems


## Taskin, Baris

- A Multi-Stage Potts Machine Based on Coupled CMOS Ring Oscillators

## Taş, Muhammed Oğuz

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Tauber, Markus

- Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Taufique, Zain

- HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms

## Tayebati, Sina

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Teich, Jürgen


- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)
- Co-Design of Sustainable Embedded Systems-on-Chip

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Tempel, Sören

- Accurate and Extensible Symbolic Execution of Binary Code Based on Formal ISA Semantics

## Temple, Scott R.

- OpenMFDA: Microfluidic Design Automation in Three Dimensions

## Tenace, Valerio

- EDA-Aware RTL Generation with Large Language Models

## Tenentes, Vasileios

- CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs

## Teng, Fu


- HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Teng, Yanshuang

- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture

## Tengler, F.

- Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Terechko, A.

- Identification of Hazardous Driving Scenarios using Cross-Channel Safety Performance Indicators

## Thakkar, Ishan

- SafeLight: Enhancing Security in Optical Convolutional Neural Network Accelerators


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Thanam, Varshitha Reddy

- AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## Thapar, Dhruv

- On the Impact of Warpage on BEOL Geometry and Path Delays in Fan-Out Wafer-Level Packaging

## Theodoridis, George

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Theodoridis, Yannis

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Thoma, Moritz


- HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Thompson, Chris

- ❑ A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Tian, Fengshi

- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Tian, Hongwei

- ❑ Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting

## Tian, Huanhuan

- ❑ A Two-Level SLC Cache Hierarchy for Hybrid SSDs

## Tirelli, Cristian

- ❑ Monomorphism-Based CGRA Mapping via Space and Time Decoupling

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Tomás, Pedro

- RVEBS: Event-Based Sampling on RISC-V

## Tong, Wei


- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Tong, Yeyu

- PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
- Bi-Level Optimization Accelerated DRC-Aware Physical Design Automation for Photonic Devices
- Automatic Routing for Photonic Integrated Circuits under Delay Matching Constraints

## Topaloglu, Rasit Onur


- ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Torah, Russel

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Tortorella, Yvan

- SoftEx: A Low Power and Flexible Softmax Accelerator with Fast Approximate Exponentiation

## Townsell, Douglas J.

- AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## Trivedi, Amit Ranjan

- Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Trommer, Jens

- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Tsai, Hsinyu

- NORA: Noise-Optimized Rescaling of LLMs on Analog Compute-in-Memory Accelerators

## Tsampanaki, Nikoleta

- Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Tseng, Tsun-Ming


- Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device
- SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Tsiatouhas, Yiorgos

- CAS-PUF: Current-Mode Array-Type Strong PUF for Secure Computing in Area Constrained SoCs

## Tsilingiri, Katerina

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Tsoumanis, Pelopidas

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Tsoutsos, Nektarios Georgios

- Testing Robustness of Homomorphically Encrypted Split Model LLMs

## Tsudik, Gene

- EILID: Execution Integrity for Low-End IoT Devices

Click on a title to see the paper



# Papers by Author

## Tsui, Chi-Ying

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Tu, Buxin

- NDPage: Efficient Address Translation for Near-Data Processing Architectures via Tailored Page Table

## Tu, Fengbin

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Tumeo, Antonino

- ChemComp: Compiling and Computing with Chemical Reaction Networks
- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Tureta, Cristian

- A Lightweight CNN for Real-Time Pre-Impact Fall Detection

## Turner, Walker

- ChipVQA: Benchmarking Visual Language Models for Chip Design

## Tyagi, Priyanshu

- A 101 TOPS/W and 1.73 TOPS/mm<sup>2</sup> 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier

## Ul Abideen, Zain

- Late Breaking Results: Is Reconfigurable-Based Obfuscation Secure?

## ul Islam, Mubashir

- EDA-Aware RTL Generation with Large Language Models



Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Ullmann, R.

- ❑ Late Breaking Results: A Data Compaction Strategy for Extensive Test Flows of Memories Embedded in Automotive SoCs

## Unsal, Osman

- ❑ BIMAX: A Bitwise In-Memory Accelerator using 6T-SRAM Structure

## Vadivel, Kanishkan

- ❑ Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

## Valea, Emanuele

- ❑ TYRCA: A RISC-V Tightly-Coupled Accelerator for Code-Based Cryptography

## van Deursen, Arie

- ❑ Modeling and Analysis Technique for the Formal Verification of System-on-Chip Address Maps; Extended Abstract


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Van Winckel, Steven

- A System Level Performance Evaluation for Superconducting Digital Systems

## Vardar, Alptekin

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

## Varga, Pal

- Multi-Partner Project: Artificial Intelligence in Manufacturing Leading to Sustainability and the Consideration of Human Aspects (AIMS5.0)

## Vargas, Fabian

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Varshika, M. L.


- Online Learning for Dynamic Structural Characterization in Electron Energy Loss Spectroscopy

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Vasilopoulos, Athanasios

- ❑ Multi-Mode Borderguard Controllers for Efficient On-Chip Communication in Heterogeneous Digital/Analog Neural Processing Units

## Vatajelu, Elena-Ioana

- ❑ Late Breaking Results: Automatic Anomaly Detection Method in Physical Unclonable Functions using Data Mining Techniques

## Vega, Augusto

- ❑ Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## Vellaisamy, Prabhu


- ❑ Tempus Core: Area-Power Efficient Temporal-Unary Convolution Core for Low-Precision Edge DLAs

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Vemparala, Manoj Rohit

- ❑ HiFi-SAGE: High Fidelity GraphSAGE-Based Latency Estimators for DNN Optimization

## Venkatesha, Yeshwanth

- ❑ Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption
- ❑ Intelligent Sensing-to-Action for Robust Autonomy at the Edge: Opportunities and Challenges

## Vetter, Jeffrey S.

- ❑ Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming

## Videnovic-Misic, Mirjana

- ❑ Effective Analog ICs Floorplanning with Relational Graph Neural Networks and Reinforcement Learning

Click on a title to see the paper



# Papers by Author

## Vieira, Alex B.

- SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Viera, Raphael


- Multi-Sensor Data Fusion for Enhanced Detection of Laser Fault Injection Attacks in Cryptographic Hardware: Practical Results

## Vinco, Sara

- Multi-Partner Project: Advancing the EDA Tools Landscape for the European RISC-V Ecosystem in TRISTAN
- Coupling Neural Networks and Physics Equations for Li-Ion Battery State-of-Charge Prediction

## Violante, Massimo


- Improving Software Reliability with Rust: Implementation for Enhanced Control Flow Checking Methods



Click on a title to see the paper

# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Virazel, Arnaud

- ❑ Accelerating Cell-Aware Model Generation for Sequential Cells using Graph Theory

## Vourtzoumis, Michalis

- ❑ Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

## Vyas, Aman

- ❑ HiDP: Hierarchical DNN Partitioning for Distributed Inference on Heterogeneous Edge Platforms

## Wagner, A.

- ❑ SmartMap: Architecture-Agnostic CGRA Mapping using Graph Traversal and Reinforcement Learning

## Wagner, Martin


- ❑ Multi-Partner Project: Green.Dat.AI: A Data Spaces Architecture for Enhancing Green AI Services

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Wakeham, Daniel

- OpenMFDA: Microfluidic Design Automation in Three Dimensions

## Walker, Martin D.

- Multi-Partner Project: Safe, Secure and Dependable Multi-UAV Systems for Search and Rescue Operations

## Walter, Dominik

- Co-Design of Sustainable Embedded Systems-on-Chip

## Walter, Marcel

- Towards Fast Automatic Design of Silicon Dangling Bond Logic
- Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization
- Late Breaking Results: Physical Co-Design for Field-Coupled Nanocomputing


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Walus, Konrad

- ❑ Towards Fast Automatic Design of Silicon Dangling Bond Logic

## Wan, Jiguang

- ❑ Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

## Wan, Zhuoheng

- ❑ TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling

## Wang, Bin

- ❑ AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## Wang, Bowei

- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Wang, Cheng

- ❑ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction
- ❑ FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

## Wang, Chun-Yao

- ❑ Dynamic IR-Drop Prediction through a Multi-Task U-Net with Package Effect Consideration

## Wang, Chuyu

- ❑ DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement


## Wang, Fuyu

- ❑ Poros: One-Level Architecture-Mapping Co-Exploration for Tensor Algorithms

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Wang, Guangyao

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Wang, Guifeng

- ❑ TxISC: Transactional File Processing in Computational SSDs

## Wang, Hanrui

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Wang, Hao

- ❑ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Wang, Hefei

- ❑ Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wang, Hui

- Segment-Wise Accumulation: Low-Error Logarithmic Domain Computing for Efficient Large Language Model Inference
- Lookup Table Refactoring: Towards Efficient Logarithmic Number System Addition for Large Language Models

## Wang, Jianzong

- Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

## Wang, Jiaqi

- Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter


## Wang, Jiaxing

- Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wang, Jinghai

- ❑ FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation

## Wang, Jingkai

- ❑ VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

## Wang, Jinqiao

- ❑ SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Wang, Jinquan

- ❑ Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

## Wang, Ke

- ❑ A High-Performance and Flexible Accelerator for Dynamic Graph Convolutional Networks

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author


## Wang, Kun

- TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling
- AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA
- PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA
- AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging
- FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting
- VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting
- ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Wang, Leyan

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Wang, Liang

- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
- ❑ Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

## Wang, Lin

- ❑ Write-Optimized Persistent Hash Index for Non-Volatile Memory

## Wang, Meiqi

- ❑ LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Wang, Meng

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Wang, Nan

- ❑ Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning

## Wang, Peng

- ❑ TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers using Generative Adversarial Networks

## Wang, Qijing

- ❑ Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

## Wang, Qing

- ❑ HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

Click on a title to see the paper



# Papers by Author

- SolarML: Optimizing Sensing and Inference for Solar-Powered TinyML Platforms

## Wang, Qipan

- MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC

## Wang, Quansen

- A Comprehensive Inductance-Aware Modeling Approach to Power Distribution Network in Heterogeneous 3D Integrated Circuits

## Wang, RuiJie

- Using OFF-Set Only for Corrupting Circuit to Resist Structural Attack in CAC Locking

## Wang, Runsheng

- SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

- LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design
- MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC
- Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection
- FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption
- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals


**Wang, Shiqing**

- GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Wang, Shuang

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

## Wang, Shucheng

- LCache: Log-Structured SSD Caching for Training Deep Learning Models


## Wang, Tianchen

- TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling

## Wang, Tianyu

- Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network
- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage

DATE  
2025



Click on a title to see the paper

# Papers by Author

- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs
- EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology

## Wang, Wang

---

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Wang, Wei

---


- SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization

## Wang, Wenqing

---

- PFP: Parallel Floating-Point Vector Multiplication Acceleration in MAGIC ReRAM

DATE  
2025




Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Wang, Xiangyu

- ❑ ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

## Wang, Xiaomeng

- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Wang, Xuan

- ❑ Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption
- ❑ Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Wang, Ye

- ❑ MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Wang, Yi

- Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network
- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs
- EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology

## Wang, Yichuan

- DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory

## Wang, Yining

- TPC-GAN: Batch Topology Synthesis for Performance-Compliant Operational Amplifiers using Generative Adversarial Networks

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Wang, Yongwen

- ❑ Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Strategy

## Wang, Youwen

- ❑ Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

## Wang, Yu Chen

- ❑ SegTransformer: Enhancing Softmax Performance through Segmentation with a ReRAM-Based PIM Accelerator

## Wang, Yuan

- ❑ LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design
- ❑ FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

Click on a title to see the paper



# Papers by Author

- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
- NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing

## Wang, Yuanfang

---

- FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting

## Wang, Yuhang

---


- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Wang, Yujia

---

- Location is All You Need: Efficient Lithographic Hotspot Detection using Only Polygon Locations

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wang, Yutao

- Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

## Wang, Zhen

- Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

## Wang, Zheng

- DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Wang, Zhongfeng

- LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation

## Wang, Zhongrui

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wang, Zicong

- Amphi: Practical and Intelligent Data Prefetching for the First-Level Cache

## Wang, Zilin

- NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing

## Wang, Ziqi

- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration


## Wang, Zongwu

- HyperDyn: Dynamic Dimensional Masking for Efficient Hyper-Dimensional Computing
- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration
- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- ❑ EVASION: Efficient KV CAche CompreSSion via PrOduct QuaNtization

## Waschkeit, Jan

---

- ❑ Co-Design of Sustainable Embedded Systems-on-Chip

## Wawrzynek, John

---

- ❑ High-Throughput SAT Sampling

## Weber, Walter M.

---

- ❑ Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## Weerasekera, Roshan

---


- ❑ Nanoelectromechanical Binary Comparator for Edge-Computing Applications

## Weerasena, Hansika

---

- ❑ Security Assertions for Trusted Execution Environments

DATE  
2025



Click on a title to see the paper

# Papers by Author

## Wehn, Norbert

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Wehn, Norbert

- Improving Chip Design Enablement for Universities in Europe – A Position Paper
- Multi-Partner Project: Open-Source Design Tools for Co-Development of AI Algorithms and AI Chips (Initial Stage)

## Wei, Gu-Yeon

- PFASware: Quantifying the Environmental Impact of Per- and Polyfluoroalkyl Substances (PFAS) in Computing Systems

## Wei, Ming-Chun

- Spatial Modeling with Automated Machine Learning and Gaussian Process Regression Techniques for Imputing Wafer Acceptance Test Data

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Wei, Ming-Liang

- ❑ REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

## Wei, Qi

- ❑ Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

## Wei, Renjie

- ❑ SCALES: Boost Binary Neural Network for Image Super-Resolution with Efficient Scalings
- ❑ LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design

## Wei, Xiaohang

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wei, Xueliang

- MPFS: A Scalable User-Space Persistent Memory File System for Multiple Processes

## Weingarten, Lennart

- Late Breaking Results: Towards Efficient Formal Verification of Dot Product Architectures

## Weinstock, Jan Henrik

- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms

## Wen, Chenyi

- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers

## Wen, Jiazhi

- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Wen, Mei

- SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity
- WinAcc: Window-Based Acceleration of Neural Networks using Block Floating Point

## Wen, Xiaoqing

- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition
- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## Wen, Zhe

- LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation

## Wendt, Nicholas

- SPIRE: Inferring Hardware Bottlenecks from Performance Counter Data


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Weng, Jian

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Widen, William H.

- Law as a Design Consideration for Automated Vehicles Suitable to Transport Intoxicated Persons

## Wild, Thomas

- HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs

## Wille, Robert

- Optimal State Preparation for Logical Arrays on Zoned Neutral Atom Quantum Computers
- Improving Figures of Merit for Quantum Circuit Compilation
- Deterministic Fault-Tolerant State Preparation for Near-Term Quantum Error Correction: Automatic Synthesis using Boolean Satisfiability

Click on a title to see the paper



# Papers by Author

- Towards Fast Automatic Design of Silicon Dangling Bond Logic
- Bias by Design: Diversity Quantification to Mitigate Structural Bias Effects in AIG Logic Optimization
- Late Breaking Results: Physical Co-Design for Field-Coupled Nanocomputing

## **Wimmer, Manuel**

---

- Multi-Partner Project: A Model-Driven Engineering Framework for Federated Digital Twins of Industrial Systems (MATISSE)

## **Wind, Lukas**

---


- Multi-Partner Project: Smart Sensor Analog Front-Ends Powered by Emerging Reconfigurable Devices (SENSOTERIC)

## **Winkmann, Jonas**

---

- Design of an FPGA-Based Neutral Atom Rearrangement Accelerator for Quantum Computing

DATE  
2025



Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Witharana, Hasini

- Security Assertions for Trusted Execution Environments

## Wolf, Marilyn C.

- Law as a Design Consideration for Automated Vehicles Suitable to Transport Intoxicated Persons

## Wong, Martin D. F.

- Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

## Wong, Ngai

- Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation

## Worsey, Elliott

- Nanoelectromechanical Binary Comparator for Edge-Computing Applications

Click on a title to see the paper



# Papers by Author

## Wrobel, Frederic

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Wu, Fei

- Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication

## Wu, Haoyuan


- iRw: An Intelligent Rewriting

## Wu, Heng

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Wu, Hui

- Integrated Hardware Annealing Based on Langevin Dynamics for Ising Machines



Click on a title to see the paper

# Papers by Author

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Wu, Jiaojiao

---

- A Two-Level SLC Cache Hierarchy for Hybrid SSDs

## Wu, Jin

---

- MCTA: A Multi-Stage Co-Optimized Transformer Accelerator with Energy-Efficient Dynamic Sparse Optimization

## Wu, Jinjian

---

- Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter

## Wu, Liangji

---


- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration

## Wu, Lichao

---

- HFL: Hardware Fuzzing Loop with Reinforcement Learning

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wu, Liji

- Grafted Trees Bear Better Fruit: An Improved Multiple-Valued Plaintext-Checking Side-Channel Attack against Kyber

## Wu, Meng

- Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

## Wu, Shiyang

- An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration

## Wu, Taiqiang

- Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation

## Wu, Tao

- LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Wu, Tony F.

- ❑ A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint

## Wu, Xiao


- ❑ LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture

## Wu, Yuchao

- ❑ PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design
- ❑ Automatic Routing for Photonic Integrated Circuits under Delay Matching Constraints

## Wu, Zhonghai


- ❑ SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel



Click on a title to see the paper

# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Xanthopoulos, Iordanis

- ❑ Multi-Partner Project: CyberSecDome - Framework for Secure, Collaborative, and Privacy-Aware Incident Handling for Digital Infrastructure

## Xia, Bingjie

- ❑ Comprehensive RISC-V Floating-Point Verification: Efficient Coverage Models and Constraint-Based Test Generation

## Xia, Jun

- ❑ Enabling Memory-Efficient On-Device Learning via Dataset Condensation

## Xia, Tianhua

- ❑ HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models

## Xiao, Chao

- ❑ ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Xiao, Erjia

- ❑ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Xiao, Limin

- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
- ❑ Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

## Xiao, Nong

- ❑ Operation Dependency Graph-Based Scheduling for High-Level Synthesis

## Xiao, Renzhi

- ❑ DHD: Double Hard Decision Decoding Scheme for NAND Flash Memory
- ❑ Write-Optimized Persistent Hash Index for Non-Volatile Memory

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Xiao, Xun

- ❑ ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

## Xie, Biwei

- ❑ An Efficient Parallel Fault Simulator for Functional Patterns on Multi-Core Systems

## Xie, Mimi


- ❑ Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry
- ❑ AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## Xie, Xilong

- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Xilouris, George

- Multi-Partner Project: Secure Hardware Accelerated Data Analytics for 6G Networks: The PRIVATEER Approach

## Xing, Wei W.

- Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits
- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture
- FUSIS: Fusing Surrogate Models and Importance Sampling for Efficient Yield Estimation

## Xiong, Jinjun

- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs

## Xiong, Xiankui

- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Xu, Gelei

- Enabling Memory-Efficient On-Device Learning via Dataset Condensation

## Xu, Hongtao

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Xu, Jiaming

- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

## Xu, Jiang

- PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits
- SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE
- BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems

## Xu, Jianliang

---

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## Xu, Menghui

---

- Efficient Approximate Logic Synthesis with Dual-Phase Iterative Framework

## Xu, Ning

---

- SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Xu, Ningyi

- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

## Xu, Peng

- EVASION: Efficient KV CAche CompreSSion vIa PrOduct QuaNtization


## Xu, Qiang

- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

## Xu, Qinkai

- LT-OAQ: Learnable Threshold Based Outlier-Aware Quantization and its Energy-Efficient Accelerator for Low-Precision On-Chip Training

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Xu, Renjing

- ❑ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Xu, Siyuan

- ❑ Timing-Driven Global Placement by Efficient Critical Path Extraction

## Xu, Songqiang

- ❑ LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design

## Xu, Tao


- ❑ TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation

## Xu, Weikai

- ❑ Compact Non-Volatile Lookup Table Architecture Based on Ferroelectric FET Array through In-Situ Combinatorial One-Hot Encoding for Reconfigurable Computing

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Xu, Weixia

- ❑ ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

## Xu, Xiangrong

- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs
- ❑ Swift-Sim: A Modular and Hybrid GPU Architecture Simulation Framework

## Xu, Xiaofei

- ❑ CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs

## Xu, Yuanchao

- ❑ MC<sup>3</sup>: Memory Contention-Based Covert Channel Communication on Shared DRAM System-on-Chips

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Xu, Yuankai

- RICH: Heterogeneous Computing for Real-Time Intelligent Control

## Xu, Zhiguo

- LCache: Log-Structured SSD Caching for Training Deep Learning Models

## Xu, Ziqiao

- A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-Sided Signals

## Xue, Jin

- Ensuring Data Freshness for In-Storage Computing with Cooperative Buffer Manager


## Xue, Junhe

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Xue, Ke

- ❑ Timing-Driven Global Placement by Efficient Critical Path Extraction

## Xue, Lei

- ❑ SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Xue, Runzhen

- ❑ LiGNN: Accelerating GNN Training through Locality-Aware Dropout

## Xue, Yufei

- ❑ FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

## Xue, Zhibiao

- ❑ SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Xun, Lei

- Power- and Deadline-Aware Dynamic Inference on Intermittent Computing Systems

## Xydis, Sotirios

- Dataflow Optimized Reconfigurable Acceleration for FEM-Based CFD Simulations

## Yadav, Akshansh

- Hybrid Token Selector Based Accelerator for ViTs

## Yadav, Nandakishor

- Genetic Algorithm-Driven IMC Mapping for CNNs using Mixed Quantization and MLC FeFETs

## Yaldagard, Mohammad Amin

- Multi-Partner Project: A Deep Learning Platform Targeting Embedded Hardware for Edge-AI Applications (NEUROKIT2E)

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

- Adaptive Multi-Threshold Encoding for Energy-Efficient ECG Classification Architecture using Spiking Neural Network

## **Yamashita, Shigeru**

---

- Loading-Aware Mixing-Efficient Sample Preparation on Programmable Microfluidic Device

## **Yan, Aibin**

---

- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition
- NVSRLO: A FeFET-Based Non-Volatile and SEU-Recoverable Latch Design with Optimized Overhead

## **Yan, Bonan**

---

- PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## **Yan, Changhao**

---

- INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

Click on a title to see the paper


DATE  
2025

Main Menu

Conference

Sessions

Authors



# Papers by Author

## Yan, Changwei

- ❑ Efficient Hold Buffer Optimization by Supply Noise-Aware Dynamic Timing Analysis

## Yan, Hao

- ❑ An Imitation Augmented Reinforcement Learning Framework for CGRA Design Space Exploration
- ❑ Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer

## Yan, Jin

- ❑ ML-Based AIG Timing Prediction to Enhance Logic Optimization

## Yan, Mingyu

- ❑ LiGNN: Accelerating GNN Training through Locality-Aware Dropout

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Yan, Wei

- SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML
- Accelerating Oblivious Transfer with a Pipelined Architecture

## Yan, Zheyu


- NVCiM-PT: An NVCiM-Assisted Prompt Tuning Framework for Edge LLMs
- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers

## Yan, Zhiyuan

- Word-Level Counterexample Reduction Methods for Hardware Verification

## Yan, Zonghuan

- ConZone: A Zoned Flash Storage Emulator for Consumer Devices



Click on a title to see the paper

# Papers by Author

## Yang, Chia-Lin

- Filter-Based Adaptive Model Pruning for Efficient Incremental Learning on Edge Devices
- REAP-NVM: Resilient Endurance-Aware NVM-Based PUF against Learning-Based Attacks

## Yang, Chongyi

- BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems


## Yang, Fan

- DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement
- GTN-Cell: Efficient Standard Cell Characterization using Graph Transformer Network
- ELMMap: Area-Driven LUT Mapping with *k*-LUT Network Exact Synthesis

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

## Yang, Haoyu

- BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- ChipVQA: Benchmarking Visual Language Models for Chip Design
- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

## Yang, Hoesook

- *SparseInfer*: Training-Free Prediction of Activation Sparsity for Fast LLM Inference

## Yang, Huazhong

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Yang, Jianchao

- ❑ SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity

## Yang, Jiayu

- ❑ Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## Yang, Jie

- ❑ TxISC: Transactional File Processing in Computational SSDs
- ❑ SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis

## Yang, Jingkui

- ❑ SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Yang, Jun

- Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

## Yang, Lijuan

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

## Yang, Ling

- Late Breaking Results: AFS: Improving Accuracy of Quantized Mamba via Aggressive Forgetting Stategy

## Yang, Lita

- A 3D Design Methodology for Integrated Wearable SoCs: Enabling Energy Efficiency and Enhanced Performance at Iso-Area Footprint


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Yang, Ning

- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration
- TAIL: Exploiting Temporal Asynchronous Execution for Efficient Spiking Neural Networks with Inter-Layer Parallelism

## Yang, Qingyu

- DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Yang, Weidong

- HEILP: An ILP-Based Scale Management Method for Homomorphic Encryption Compiler

## Yang, Xinghua

- Dcha: Distributed-Centralized Heterogeneous Architecture Enables Efficient Multi-Task Processing for Smart Sensing

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Yang, Xitong

- ❑ HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Yang, Yanfeng

- ❑ SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture

## Yang, Yiyao

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

## Yang, Yuchao


- ❑ PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Yang, Zebin

- ❑ LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Yang, Zhijie

- ASNPC: An Automated Generation Framework for SNN and Neuromorphic Processor Co-Design

## Yao, Haidong

- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration

## Yao, Xin

- A Practical Learning-Based FTL for Memory Constrained Mobile Flash Storage

## Yazıcı, Ahmet

- Multi-Partner Project: Electric Vehicle Data Acquisition and Valorisation: A Perspective from the OPEVA Project

## Ye, ChangMin

- IterL2Norm: Fast Iterative L2-Normalization

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Ye, Jiancai

- ❑ DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

## Ye, Jing

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Ye, Le

- ❑ Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

## Ye, Siwei

- ❑ RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture

## Ye, Xiaochun

- ❑ Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors

# Papers by Author

- LiGNN: Accelerating GNN Training through Locality-Aware Dropout

## Ye, Yuyang

---

- Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer

## Yeolekar, Anand

---

- SMT-Based Repairing Real-Time Task Specifications

## Yi, Youngmin

---

- *SparseInfer*: Training-Free Prediction of Activation Sparsity for Fast LLM Inference

## Yin, Jianwei

---

- Empowering Quantum Error Traceability with MoE for Automatic Calibration

DATE  
2025

Main Menu

Conference

Sessions


Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## **Yin, Jieming**

- CoupledCB: Eliminating Wasted Pages in Copyback-Based Garbage Collection for SSDs

## **Yin, Ningyuan**

- FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation

## **Yin, Yun**

- Linearization of Quadrature Digital Power Amplifiers by Neural Network of ULR\_LSTM: Unsupervised Learning Residual LSTM

## **Ying, Mingsheng**

- Image Computation for Quantum Transition Systems

## **Ying, Shenggang**


- Image Computation for Quantum Transition Systems

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## **Yong, Sheng**

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## **Yoon, Byungkuk**

- DOTS: DRAM-PIM Optimization for Tall and Skinny GEMM Operations in LLM Inference

## **Yoon, Jihun**

- Zebra: Leveraging Diagonal Attention Pattern for Vision Transformer Accelerator

## **Yoon, Myung Kuk**

- HyMM: A Hybrid Sparse-Dense Matrix Multiplication Accelerator for GCNs

## **Young, Aaron**


- Mapping Spiking Neural Networks to Heterogeneous Crossbar Architectures using Integer Linear Programming

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Young, Evangelie F. Y.

- Fast Dynamic IR-Drop Prediction with Dual-Path Spatial-Temporal Attention

## Yu, Bei

- LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model
- IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning
- WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction
- Timing-Driven Approximate Logic Synthesis Based on Double-Chase Grey Wolf Optimizer
- iRw: An Intelligent Rewriting

## Yu, Chengxuan


- LaRED: Efficient IR Drop Predictor with Layout-Preserving Rebuilder-Encoder-Decoder Architecture

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Yu, Dingcui

- ❑ ConZone: A Zoned Flash Storage Emulator for Consumer Devices

## Yu, Hao

- ❑ HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

## Yu, Heng

- ❑ DE<sup>2</sup>R: Unifying DVFS and Early-Exit for Embedded AI Inference via Reinforcement Learning

## Yu, Jingyi

- ❑ LLM-SRAF: Sub-Resolution Assist Feature Generation using Large Language Model

## Yu, Jun

- ❑ TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA
- PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA
- FAMERS: An FPGA Accelerator for Memory-Efficient Edge-Rendered 3D Gaussian Splatting

## **Yu, Junchun**

---

- Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## **Yu, Shimeng**

---


- Runtime Security Analysis of Monolithic 3D Embedded DRAM with Oxide-Channel Transistor

## **Yu, Tianyi**

---

- DSC-ROM: A Fully Digital Sparsity-Compressed Compute-in-ROM Architecture for On-Chip Deployment of Large-Scale DNNs

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Yu, Wenjian

- A Parallel Floating Random Walk Solver for Reproducible and Reliable Capacitance Extraction

## Yu, Wenxin

- Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting
- An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

## Yu, Xiaofan

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## Yu, Xiaofei

- PICBench: Benchmarking LLMs for Photonic Integrated Circuits Design

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Yu, Zhen

- DyLGNN: Efficient LM-GNN Fine-Tuning with Dynamic Node Partitioning, Low-Degree Sparsity, and Asynchronous Sub-Batch

## Yu, Zhiyi


- FDAIMC: A Fully-Differential Analog In-Memory-Computing for MAC in MRAM with Accuracy Calibration under Process and Voltage Variation
- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Yuan, Maojun

- TxISC: Transactional File Processing in Computational SSDs

## Yuan, Mingxuan

- Timing-Driven Global Placement by Efficient Critical Path Extraction



Click on a title to see the paper

# Papers by Author

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## **Yue, Wenshuo**

---

- PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## **Yun, Sanggeon**

---

- Exploiting Boosting in Hyperdimensional Computing for Enhanced Reliability in Healthcare
- Continuous GNN-Based Anomaly Detection on Edge using Efficient Adaptive Knowledge Graph Learning

## **Zaccaria, Vittorio**

---

- Design, Implementation and Validation of NSCP: A New Secure Channel Protocol for Hardened IoT

## **Zafeiropoulos, Anastasios**

---

- Multi-Partner Project: Orchestrating Deployment and Real-Time Monitoring - NEPHELE Multi-Cloud Ecosystem

Click on a title to see the paper

DATE  
2025

Main Menu

Conference


Sessions

Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Zambelli, Cristian

- Multi-Partner Project: Architectures and Design Methodologies to Accelerate AI Workloads. The ICSC Flagship 2 Project

## Zanatta, Luca

- SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions

## Zazatis, Nikolaos

- Multi-Partner Project: Twinning for Excellence in Reliable Electronics (TWIN-RELECT)

## Zedda, Maria Katiuscia

- Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective

## Zeh, Alexander

- Cybersecurity Challenges of Autonomous Systems

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zelioli, Enrico


- Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs

## Zeng, Xuan

- DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement
- ELMap: Area-Driven LUT Mapping with  $k$ -LUT Network Exact Synthesis
- INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

## Zeng, Yi

- Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA



Main Menu

Conference

Sessions

Authors

Click on a title to see the paper



# Papers by Author

## Zeng, Yue

- ❑ Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems

## Zervakis, Georgios

- ❑ Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
- ❑ Late Breaking Results: Energy-Efficient Printed Machine Learning Classifiers with Sequential SVMs

## Zhai, Jianwang

- ❑ IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning
- ❑ WideGate: Beyond Directed Acyclic Graph Learning in Subcircuit Boundary Prediction

## Zhai, Xiaojun

- ❑ Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

DATE  
2025


Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Zhan, Xiaokun

- CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Zhang, Aifei

- HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Zhang, Bin

- Cocktail: Chunk-Adaptive Mixed-Precision Quantization for Long-Context LLM Inference

## Zhang, Bingrui

- Cool3D: Cost-Optimized and Efficient Liquid Cooling for 3D Integrated Circuits

## Zhang, Dekang


- A Novel Frequency-Spatial Domain Aware Network for Fast Thermal Prediction in 2.5D ICs

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Zhang, Gaoche

- LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation

## Zhang, Grace Li

- CorrectBench: Automatic Testbench Generation with Functional Self-Correction using LLMs for HDL Design

## Zhang, Guanqin

- Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification

## Zhang, Han

- HyIMC: Analog-Digital Hybrid In-Memory Computing SoC for High-Quality Low-Latency Speech Enhancement

## Zhang, Hao


- Side-Channel Collision Attacks against ASCON

Click on a title to see the paper



# Papers by Author

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

## Zhang, Haoyi

- SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support

## Zhang, Hongce

- Word-Level Counterexample Reduction Methods for Hardware Verification

## Zhang, Huaizhi

- Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

## Zhang, Huifan

- Time-Domain 3D Electromagnetic Fields Estimation Based on Physics-Informed Deep Learning Framework

## Zhang, Jeff


- CLAIRE: Composable Chiplet Libraries for AI Inference

Click on a title to see the paper



# Papers by Author

DATE  
2025



## Zhang, Jixin

- MegaRoute: Universal Automated Large-Scale PCB Routing Method with Adaptive Step-Size Search
- SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Zhang, Junhua

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

## Zhang, Junyao

- qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Zhang, Li

- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Zhang, Lingfeng

- ❑ CIM-Based Parallel Fully FFNN Surface Code High-Level Decoder for Quantum Error Correction

## Zhang, Liuyang

- ❑ SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture

## Zhang, Lizi


- ❑ ReBERT: LLM for Gate-Level to Word-Level Reverse Engineering

## Zhang, Meng

- ❑ BOSON<sup>-1</sup>: Understanding and Enabling Physically-Robust Photonic Inverse Design with Adaptive Variation-Aware Subspace Optimization
- ❑ TKD: An Efficient Deep Learning Compiler with Cross-Device Knowledge Distillation

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- MAPS: Multi-Fidelity AI-Augmented Photonic Simulation and Inverse Design Infrastructure

## Zhang, Qian

---

- Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA

## Zhang, Qing

---

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

## Zhang, Ruilin

---

- HachiFI: A Lightweight SoC Architecture-Independent Fault-Injection Framework for SEU Impact Evaluation

## Zhang, Runhua

---

- SparDR: Accelerating Unstructured Sparse DNN Inference via Dataflow Optimization

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zhang, Sai Qian

- ❑ HAAN: A Holistic Approach for Accelerating Normalization Operations in Large Language Models

## Zhang, Tengyu


- ❑ FLASH: An Efficient Hardware Accelerator Leveraging Approximate and Sparse FFT for Homomorphic Encryption

## Zhang, Wei

- ❑ PICELF: An Automatic Electronic Layer Layout Generation Framework for Photonic Integrated Circuits
- ❑ SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices
- ❑ UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE
- ❑ BEAM: A Multi-Channel Optical Interconnect for Multi-GPU Systems
- ❑ Autonomous UAV-Assisted IoT Systems with Deep Reinforcement Learning Based Data Ferry

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- AeroDiffusion: Complex Aerial Image Synthesis with Keypoint-Aware Text Descriptions and Feature-Augmented Diffusion Models

## Zhang, Xiaolei

---

- SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Zhang, Xin

---

- SACK: Enabling Environmental Situation-Aware Access Control for Vehicles in Linux Kernel

## Zhang, Xing


---

- NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing

## Zhang, Xinrui

---


- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory



Click on a title to see the paper

# Papers by Author

DATE  
2025



## Zhang, Xinyu

- ❑ ERASER: Efficient RTL FAult Simulation Framework with Trimmed Execution Redundancy

## Zhang, Xuhong

- ❑ HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers

## Zhang, Yanqing

- ❑ ChipVQA: Benchmarking Visual Language Models for Chip Design

## Zhang, Yichao

- ❑ TCDM Burst Access: Breaking the Bandwidth Barrier in Shared-L1 RVV Clusters beyond 1000 FPUs

## Zhang, Yifan

- ❑ PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Zhang, Yipu

- SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices

## Zhang, Yong

- Accelerating Oblivious Transfer with a Pipelined Architecture

## Zhang, Yucheng


- Write-Optimized Persistent Hash Index for Non-Volatile Memory

## Zhang, Yuhang

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

## Zhang, Yujie

- DAOP: Data-Aware Offloading and Predictive Pre-Calculation for Efficient MoE Inference



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper

# Papers by Author

DATE  
2025

## Zhang, Yunxiang

- SEDG: Stitch-Compatible End-to-End Layout Decomposition Based on Graph Neural Network

## Zhang, Yuying

- UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE

## Zhang, Zhengya

- Practical MU-MIMO Detection and LDPC Decoding through Digital Annealing

## Zhang, Zhenya


- Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification

## Zhang, Zhiyuan

- Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Zhang, Zicheng

- ❑ PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA

## Zhao, Dongcheng

- ❑ Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA

## Zhao, Guannan

- ❑ DE2: SAT-Based Sequential Logic Decryption with a Functional Description

## Zhao, Haibin

- ❑ ADAPT-pNC: Mitigating Device Variability and Sensor Noise in Printed Neuromorphic Circuits with SO Adaptive Learnable Filters

## Zhao, Hengrui

- ❑ Power- and Deadline-Aware Dynamic Inference on Intermittent Computing Systems


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Zhao, Hongxiao

- ❑ PEARL: FPGA-Based Reinforcement Learning Acceleration with Pipelined Parallel Environments

## Zhao, Jianjun

- ❑ Adaptive Branch-and-Bound Tree Exploration for Neural Network Verification

## Zhao, Junping

- ❑ EVASION: Efficient KV CAche CompreSSion via PrOduct QuaNtization

## Zhao, Kang

- ❑ IR-Fusion: A Fusion Framework for Static IR Drop Analysis Combining Numerical Solution and Machine Learning

## Zhao, Qinghang

- ❑ Simultaneous Denoising and Compression for DVS with Partitioned Cache-Like Spatiotemporal Filter

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

## Zhao, Weiwei

- FairXbar: Improving the Fairness of Deep Neural Networks with Non-Ideal In-Memory Computing Hardware

## Zhao, Xianyue

- Optimal Synthesis of Memristive Mixed-Mode Circuits

## Zhao, Yingnan


- A High-Performance and Flexible Accelerator for Dynamic Graph Convolutional Networks

## Zhao, Yumiao

- ConZone: A Zoned Flash Storage Emulator for Consumer Devices

## Zhao, Zhengjie

- Timing-Driven Global Placement with Hybrid Heuristics and Nadam-Based Net Weighting



Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zhao, Zhiwei

- Protecting Cyber-Physical Systems via Vendor-Constrained Security Auditing with Reinforcement Learning

## Zhao, Ziming

- Empowering Quantum Error Traceability with MoE for Automatic Calibration

## Zheng, Chuyu

- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis using LuaJIT

## Zheng, Haisheng


- iRw: An Intelligent Rewriting

## Zheng, Jiakun

- SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Zheng, Jianing

- ❑ LoopLynx: A Scalable Dataflow Architecture for Efficient LLM Inference

## Zheng, Shengan

- ❑ TxISC: Transactional File Processing in Computational SSDs

## Zheng, Shuai

- ❑ FineQ: Software-Hardware Co-Design for Low-Bit Fine-Grained Mixed-Precision Quantization of LLMs

## Zheng, Xiaochuan

- ❑ EF-IMR: Embedded Flash with Interlaced Magnetic Recording Technology

## Zheng, Xinglin

- ❑ Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

R


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Zheng, Zhidan

- SRing: A Sub-Ring Construction Method for Application-Specific Wavelength-Routed Optical NoCs

## Zhi, Tian

- CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics

## Zhong, Linfeng

- LightMamba: Efficient Mamba Acceleration on FPGA with Quantization and Hardware Co-Design

## Zhong, Wujie

- DuSGAI: A Dual-Side Sparse GEMM Accelerator with Flexible Interconnects

## Zhong, Yi

- NeuroHexa: A 2D/3D-Scalable Model-Adaptive NoC Architecture for Neuromorphic Computing

Click on a title to see the paper



# Papers by Author

## Zhong, Zhaoyu

- ❑ Dancer: Dynamic Compression and Quantization Architecture for Deep Graph Convolutional Network

## Zhou, Bo

- ❑ Multi-Partner Project: Sustainable Textile Electronics (STELEC)

## Zhou, Dian

- ❑ INTO-OA: Interpretable Topology Optimization for Operational Amplifiers

## Zhou, Guanglei

- ❑ qGDP: Quantum Legalization and Detailed Placement for Superconducting Quantum Computers

## Zhou, Hai

- ❑ DE2: SAT-Based Sequential Logic Decryption with a Functional Description

Click on a title to see the paper

DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025

## Zhou, Hao

- ❑ AiSpGEMM: Accelerating Imbalanced SpGEMM on FPGAs with Flexible Interconnect and Intra-Row Parallel Merging

## Zhou, Jian

- ❑ Locality-Aware Data Placement for NUMA Architectures: Data Decoupling and Asynchronous Replication

## Zhou, Jinjia

- ❑ An Effective and Efficient Cross-Link Insertion for Non-Tree Clock Network Synthesis

## Zhou, Junlong


- ❑ Joint DNN Partition and Thread Allocation Optimization for Energy-Harvesting MEC Systems

## Zhou, Kaiye

- ❑ LCache: Log-Structured SSD Caching for Training Deep Learning Models


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Zhou, Minxuan

- Rhychee-FL: Robust and Efficient Hyperdimensional Federated Learning with Homomorphic Encryption

## Zhou, Pingqiang

- Time-Domain 3D Electromagnetic Fields Estimation Based on Physics-Informed Deep Learning Framework

## Zhou, Ranyang

- Compromising the Intelligence of Modern DNNs: On the Effectiveness of Targeted RowPress

## Zhou, Ruibin

- A Low-Complexity True Random Number Generation Scheme using 3D-NAND Flash Memory

## Zhou, Shenghua

- Post-Layout Automated Optimization for Capacitor Array in Digital-To-Time Converter

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zhou, Wenfei

- ChipVQA: Benchmarking Visual Language Models for Chip Design

## Zhou, Wenyong

- Towards Robust RRAM-Based Vision Transformer Models with Noise-Aware Knowledge Distillation

## Zhou, Xilang

- TaiChi: Efficient Execution for Multi-DNNs using Graph-Based Scheduling
- AttentionLib: A Scalable Optimization Framework for Automated Attention Acceleration on FPGA

## Zhou, Yingjie

- VToT: Automatic Verilog Generation via LLMs with Tree of Thoughts Prompting

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

## Zhou, Yongbin

- Side-Channel Collision Attacks against ASCON

## Zhu, Bolun

- Arbiter: Alleviating Concurrent Write Amplification in Persistent Memory

## Zhu, Feng

- TxISC: Transactional File Processing in Computational SSDs


## Zhu, Guibo

- SACPlace: Multi-Agent Deep Reinforcement Learning for Symmetry-Aware Analog Circuit Placement

## Zhu, Huifeng

- RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture

DATE  
2025



Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zhu, Jiace

- ❑ RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures

## Zhu, Jiacheng

- ❑ Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

## Zhu, Keren


- ❑ DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement
- ❑ ELMMap: Area-Driven LUT Mapping with  $k$ -LUT Network Exact Synthesis

## Zhu, Shidong


- ❑ Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author



## Zhu, Tianxiang

- MORE-Stress: Model Order Reduction Based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC

## Zhu, Xuanpeng

- OPS: Outlier-Aware Precision-Slice Framework for LLM Acceleration

## Zhu, Xuliang

- Maximum Fanout-Free Window Enumeration: Towards Multi-Output Sub-Structure Synthesis

## Zhu, Xuqi

- Late Breaking Results: Approximated LUT-Based Neural Networks for FPGA Accelerated Inference

## Zhu, Yanxiang

- ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization

Click on a title to see the paper

# Papers by Author

DATE  
2025

## Zhu, Yongbiao

- One Gray Code Fits All: Optimizing Access Time with Bi-Directional Programming for QLC SSDs

## Zhu, Zhantong

- Leveraging Compute-in-Memory for Efficient Generative Model Inference in TPUs

## Zhu, Ziran


- Multiscale Feature Attention and Transformer Based Congestion Prediction for Routability-Driven FPGA Macro Placement

## Zhuo, Cheng

- Algorithm-Hardware Co-Design of a Unified Accelerator for Non-Linear Functions in Transformers
- Efficient Modulated State Space Model for Mixed-Type Wafer Defect Pattern Recognition


Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



## Ziche, Filippo

- ❑ OLORAS: Online Long Range Action Segmentation for Edge Devices

## Zielasko, Jan

- ❑ FrEDDY: Modular and Efficient Framework to Engineer Decision Diagrams Yourself

## Zonta, Melisande

- ❑ XRAY: Detecting and Exploiting Vulnerabilities in Arm AXI Interconnects

## Zou, An

- ❑ RICH: Heterogeneous Computing for Real-Time Intelligent Control
- ❑ RT-VirtIO: Towards the Real-Time Performance of VirtIO in a Two-Tier Computing Architecture
- ❑ SSMDVFS: Microsecond-Scale DVFS on GPGPUs with Supervised and Self-Calibrated ML

Click on a title to see the paper

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

- RTHeter: Simulating Real-Time Scheduling of Multiple Tasks on Heterogeneous Architectures

## Zou, Dingyang

---

- LLM4GV: An LLM-Based Flexible Performance-Aware Framework for GEMM Verilog Generation

## Zou, Kuangjie

---

- PreVV: Eliminating Store Queue via Premature Value Validation for Dataflow Circuit on FPGA

## Zou, Mo

---

- CISGraph: A Contribution-Driven Accelerator for Pairwise Streaming Graph Analytics

## Zou, Yi

---

- SHWCIM: A Scalable Heterogeneous Workload Computing-in-Memory Architecture

Click on a title to see the paper


DATE  
2025

Main Menu  
Conference  
Sessions  
Authors



# Papers by Author

DATE  
2025



Main Menu

Conference

Sessions

Authors

## Zuckerman, Joseph

- ❑ KalmMind: A Configurable Kalman Filter Design Framework for Embedded Brain-Computer Interfaces

## Zuepke, Alexander

- ❑ Enabling Security on the Edge: A CHERI Compartmentalized Network Stack

## Zuniga, Marco

- ❑ SolarML: Optimizing Sensing and Inference for Solar-Powered TinyML Platforms

## Zuo, Pushen

- ❑ GRAMC: General-Purpose and Reconfigurable Analog Matrix Computing Architecture

## Zuo, Yihang

- ❑ OpenC<sup>2</sup>: An Open-Source End-to-End Hardware Compiler Development Framework for Digital Compute-in-Memory Macro

Click on a title to see the paper



# Papers by Author

DATE  
2025

## Zurstraße, Niko

- FloppyFloat: An Open Source Floating Point Library for Instruction Set Simulators
- High-Performance ARM-on-ARM Virtualization for Multicore SystemC-TLM-Based Virtual Platforms
- Static Global Register Allocation for Dynamic Binary Translators

## Zyla, Klajd

- HiPerNoC: A High-Performance Network-on-Chip for Flexible and Scalable FPGA-Based SmartNICs

Main Menu  
Conference  
Sessions  
Authors

Click on a title to see the paper

