浙江水学

本科实验报告

课程名称:		数字逻辑电路设计	
姓	名:	蔡佳伟	
学	院:	计算机科学与技术学院	
专	业:	软件工程	
即以	箱:	3220104519@zju.edu.cn	
QQ	号:	3348536459	
电	话:	19550230334	
指导教师:		洪奇军	
报告日期:		2023年10月24日	


浙江大学实验报告

课程名称:	数字逻辑设计	实验类型:	综合
实验项目名称:	:实验 5: 变	量译码器设计与运用	
学生姓名:	蔡佳伟 学号:	3220104519 同组学	生姓名:
立 验 州 占 ·			€ 10 目 24 日


一、操作方法与实验步骤

(一) 原理图设计实现 74LS138 译码器模块


1、使用 Logisim 绘制译码器 绘制结果如下:




其中选择如下方式绘制 Y



需要更改入口和出口名称,本次按照图片更改为 A、B、C、G、G2A、G2B 和 Y 之后导出电路图为 Verilog 代码



注意 Target board 选择 FPGA4U



注意在 preferences 中把代码格式选为 Verilog

之后 Execute 生成代码,保存

Verilog 代码如下:

```
**
                     inputs are defined here
            The
*******************
*******
   input A;
   input B;
   input C;
   input G;
   input G2A;
   input G2B;
/************************
*****
          The outputs are defined
                                                         here
*****************
******
  output [7:0] Y;
/***********************
*****
           The wires are defined
                                                         here
******************
******
   wire [7:0] s logisimBus11;
   wire s_logisimNet0;
wire s_logisimNet1;
         s_logisimNet1;
s_logisimNet10;
s_logisimNet12;
s_logisimNet13;
s_logisimNet14;
s_logisimNet15;
s_logisimNet16;
s_logisimNet17;
s_logisimNet19;
s_logisimNet2;
s_logisimNet2;
s_logisimNet22;
s_logisimNet22;
s_logisimNet23;
s_logisimNet23;
s_logisimNet3;
s_logisimNet4;
s_logisimNet5;
s_logisimNet5;
s_logisimNet6;
s_logisimNet6;
s_logisimNet7;
s_logisimNet8;
s_logisimNet8;
   wire
   wire s_logisimNet9;
/************************
*****
   **
        The module functionality is described
                                                         here
```

```
****************
********
/***********************
*****
  ** Here all input connections are defined
*****************
*******
  assign s_logisimNet0 = C;
  assign s logisimNet14 = G2A;
  assign s_logisimNet23 = G;
  assign s_logisimNet3 = G2B;
  assign s_logisimNet7 = B;
  assign s_logisimNet9 = A;
/************************
*****
  ** Here all output connections are defined
******************
*******
  assign Y = s_{logisimBus11[7:0]};
/************************
*****
  ** Here all in-lined components are defined
******************
*******
  // NOT Gate
  assign s logisimNet4 = ~s logisimNet7;
  // NOT Gate
  assign s logisimNet8 = ~s logisimNet9;
  // NOT Gate
  assign s logisimNet1 = ~s logisimNet0;
  // NOT Gate
  assign s logisimNet12 = ~s logisimNet23;
/***********************
  ** Here all normal components are defined
******************
*******
  NOR GATE 3 INPUTS # (.BubblesMask(3'b000))
    GATES 1 (.input1(s logisimNet12),
         .input2(s logisimNet14),
        .input3(s logisimNet3),
```


```
.result(s logisimNet6));
AND GATE # (.BubblesMask(2'b00))
  GATES 2 (.input1(s logisimNet8),
          .input2(s logisimNet7),
          .result(s logisimNet5));
AND GATE #(.BubblesMask(2'b00))
  GATES 3 (.input1(s logisimNet9),
          .input2(s logisimNet7),
          .result(s logisimNet10));
AND GATE #(.BubblesMask(2'b00))
  GATES 4 (.input1(s logisimNet8),
          .input2(s logisimNet4),
          .result(s logisimNet2));
AND GATE # (.BubblesMask(2'b00))
  GATES 5 (.input1(s logisimNet9),
          .input2(s logisimNet4),
          .result(s logisimNet13));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 6 (.input1(s logisimNet5),
          .input2(s logisimNet1),
          .input3(s logisimNet6),
          .result(s logisimBus11[2]));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 7 (.input1(s logisimNet10),
          .input2(s logisimNet1),
          .input3(s logisimNet6),
          .result(s logisimBus11[3]));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 8 (.input1(s logisimNet2),
          .input2(s logisimNet0),
          .input3(s logisimNet6),
          .result(s logisimBus11[4]));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 9 (.input1(s logisimNet2),
          .input2(s logisimNet1),
          .input3(s logisimNet6),
          .result(s logisimBus11[0]));
NAND GATE 3 INPUTS #(.BubblesMask(3'b000))
  GATES 10 (.input1(s logisimNet13),
           .input2(s logisimNet0),
           .input3(s logisimNet6),
           .result(s logisimBus11[5]));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 11 (.input1(s logisimNet5),
           .input2(s logisimNet0),
           .input3(s logisimNet6),
           .result(s logisimBus11[6]));
NAND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 12 (.input1(s logisimNet10),
           .input2(s logisimNet0),
```

- 2、使用 Vivado 对电路生成的 Verilog 代码进行仿真
 - (1) 新建工程,此处命名为 project 2

注意: Project Name 界面不能有中文, Project Type 界面选择 RTL Project, Default Part 界面搜索并选择 xs7k160tffg676-2L,点击 Finish 完成工程创建。

(2)添加综合文件

在 Project Manager 中选择 Add Sources,选择 Add or Create Design Source,选择 verilog 子目录下的 circuit 和 gates 子目录的 Verilog 文件全部拷贝到工程中,随后点击 Finish 完成。 因为我们需要的是两个目录下的所有文件,因此可以通过 Add Directories 将两个目录下的全部文件添加进来。



导入后状态如下

(3) 添加仿真文件并进行仿真

选择 Add or Create Simulation Sources 将仿真文件添加进入工程

导入后状态如下。

之后进行仿真, 仿真结果见"二、实验结果与分析", 仿真成功。 仿真代码如下:

`timescale 1ns / 1ps

```
module D 74LS138 tb();
// Inputs
  reg G;
  reg G2A;
  reg G2B;
  reg C;
  reg A;
  reg B;
// Output
  wire [7:0] Y;
  D 74LS138 m0 (
   .Y(Y),
   .G(G),
   .G2A (G2A),
   .G2B (G2B),
   .A(A),
   .B(B),
   .C(C)
  );
// Initialize Inputs
 initial begin
   C = 0; B = 0; A = 0;
   G = 1; G2A = 0; G2B = 0; #50;
   \{C, B, A\} = 3'b000;
   repeat(8) begin
    \{C, B, A\} = \{C, B, A\} + 3'b1; #50;
   G=1'b0; G2A=1'b0; G2B=1'b0; #50;
   G=1'b1; G2A=1'b1; G2B=1'b0; #50;
   G=1'b1; G2A=1'b0; G2B=1'b1; #50;
endmodule // D 74LS138 tb
```

3、使用 Vivado 综合并上板验证

(1)添加约束文件并修改


选择 Add or Create Constraints 将约束文件添加进入工程,并进行修改,设置引脚约束。修改后代码如下:

```
s et property PACKAGE PIN AA10 [get ports {A}]
set property IOSTANDARD LVCMOS15 [get ports {A}]
set property PACKAGE PIN AB10 [get ports {B}]
set property IOSTANDARD LVCMOS15 [get ports {B}]
set_property PACKAGE_PIN AA13 [get_ports {C}]
set_property IOSTANDARD LVCMOS15 [get ports {C}]
set_property PACKAGE_PIN AA12 [get_ports {G}]
set_property IOSTANDARD LVCMOS15 [get_ports {G}]
set property PACKAGE PIN Y13 [get ports {G2A}]
set property IOSTANDARD LVCMOS15 [get ports {G2A}]
set property PACKAGE PIN Y12 [get ports {G2B}]
set property IOSTANDARD LVCMOS15 [get ports {G2B}]
set property PACKAGE PIN AF24 [get ports {Y[0]}]
set property IOSTANDARD LVCMOS33 [get ports {Y[0]}]
set property PACKAGE PIN AE21 [get ports {Y[1]}]
set_property IOSTANDARD LVCMOS33 [get ports {Y[1]}]
set property PACKAGE PIN Y22 [get ports {Y[2]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {Y[2]}]
set_property PACKAGE_PIN Y23 [get_ports {Y[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y[3]}]
set_property PACKAGE_PIN AA23 [get_ports {Y[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y[4]}]
set_property PACKAGE_PIN Y25 [get_ports {Y[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y[5]}]
set_property PACKAGE_PIN AB26 [get_ports {Y[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y[6]}]
set_property PACKAGE_PIN W23 [get_ports {Y[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Y[7]}]
```

(2) 生成 bitstream 并烧录


配置完成后,得到 bitstream。



之后将下载器连接到电脑上。点击 PROGRAM AND DEBUG > Open Hardware Manager > Open Target > Auto Connect 进行识别和连接,成功连接后,点击 Program Device 选择 xc7k160t 设备,在下载程序界面选择我们刚刚生成的比特流文件,将其下载到板上。之后在板上实现相关操作。

(二) 用 74LS138 译码器实现楼道灯的控制

1. 使用 Logisim 绘制原理图



绘制如上,其中,中间部分芯片如上图所示。

当一个工程中有多个电路时,我们可以在其中一个电路中使用另一个电路。**双击**进入我们希望编辑的电路,**单击**选择另一个电路,即可像使用库中的逻辑门一样使用这个电路组成新的逻辑。需要注意的是,如果你希望导出 Verilog,也需要为引入的模块进行命名。比如在完成了 D_74LS138 模块后,将其引入到新的电路中,并为其命名 D0

2. 导出为 Verilog 代码

生成的 Verilog 代码如下:

```
/***************
*****
  ** Logisim-evolution goes FPGA automatic generated Verilog code
                https://github.com/logisim-evolution/
                                   D2
            Component
* *
  * *
*****************
******
 module D2 (F,
      S1,
       S2,
       S3 );
/**********************
      The
             inputs are defined
                                 here
******************
*******
   input S1;
   input S2;
   input S3;
/**********************
      The
            outputs are defined
*****************
******
   output F;
/**********************
*****
   * *
       The
             wires are
                         defined
* *
****************
*******
   wire [7:0] s_logisimBus10;
   wire s_logisimNet0;
   wire
        s_{logisimNet1};
        s_logisimNet2;
   wire
        s_logisimNet3;
   wire
   wire s logisimNet4;
```

```
wire s_logisimNet5;
       s_logisimNet6;
s_logisimNet7;
   wire
   wire
   wire
wire
        s_logisimNet8;
        s logisimNet9;
/*********************
*****
   ** The module functionality is described here
****************
******
/*********************
*****
   ** Here all input connections are defined
*****************
*******
   assign s logisimNet7 = S3;
   assign s_logisimNet8 = S2;
   assign s logisimNet9 = S1;
/*********************
*****
  ** Here all output connections are defined
*****************
******
   assign F = s logisimNet3;
/*******************
*****
  ** Here all in-lined components are defined
*****************
******
   // Ground
   assign s logisimNet0 = 1'b0;
   // Power
   assign s logisimNet1 = 1'b1;
/***********************
     Here all normal components are defined
****************
```

```
*******
    NAND GATE 4 INPUTS # (.BubblesMask(4'h0))
      GATES 1 (.input1(s logisimBus10[1]),
            .input2(s_logisimBus10[2]),
            .input3(s_logisimBus10[4]),
            .input4(s logisimBus10[7]),
            .result(s logisimNet3));
/**********************
*****
          Here all sub-circuits are
    **
                                            defined
*****************
*******
    D 74LS138 D0 (.A(s logisimNet9),
               .B(s logisimNet8),
               .C(s_logisimNet7),
               .G(s logisimNet1),
               .G2A(s_logisimNet0),
               .G2B(s logisimNet0),
               .Y(s logisimBus10[7:0]));
  endmodule
```

3. 导入约束文件


此次导入的约束文件和 lab4 相同 代码如下:

```
# Filename: constraints_lab4.xdc
## Constraints file for Lab4

# Input from switches
set_property PACKAGE_PIN AA10 [get_ports {S1}]
set_property IOSTANDARD LVCMOS15 [get_ports {S1}]
set_property PACKAGE_PIN AB10 [get_ports {S2}]
set_property IOSTANDARD LVCMOS15 [get_ports {S2}]
set_property PACKAGE_PIN AA13 [get_ports {S3}]
set_property IOSTANDARD LVCMOS15 [get_ports {S3}]
# Present output on LED of arduino
set_property PACKAGE_PIN AF24 [get_ports {F}]
set_property IOSTANDARD LVCMOS33 [get_ports {F}]
```

4. 生成 bitstream 并烧录

操作同上,点击 PROGRAM AND DEBUG > Generate Bitstream 生成比特流,生成比特流的结果将通过弹窗方式提示,如果生成失败请查看日志文件确定失败的原因。如生成成功,点击 cancel 即可。




得到 bitstream 后,我们需要将下载器连接到电脑上,点击 PROGRAM AND DEBUG > Open Hardware Manager > Open Target > Auto Connect 进行识别和连接,成功连接后,点击 Program Device 选择 xc7k160t 设备,在下载程序界面选择我们刚刚生成的比特流文件,将其下载到板上。

二、实验结果与分析

(一) 74LS138 译码器的设计

1、译码器的仿真结果




如图,A、B、C D G2A、G2B、G 开关的状态对 LED 输出的状态控制正确,说明译码功能成功实现。

(二) 74LS138 译码器上板验证结果

把 G 置为 1, G 置为 0 时无变化

	· -
S1, S2, S3	结果
000	0 灭, 其他灯亮
001	1 灭,其他灯亮
010	2 灭, 其他灯亮
011	3 灭,其他灯亮
100	4 灭,其他灯亮
101	5 灭,其他灯亮
110	6 灭,其他灯亮
111	7 灭,其他灯亮




其中 000 和 110 两种情况如 图所示,说明实验成功

(三) 楼道灯功能的实现

S3	S2	S1	F
0	0	0	0
0	0	1	1
0	1	1	0
0	1	0	1
1	1	0	0
1	0	0	1
1	0	1	0
1	1	1	1

以上是楼道灯的真值表(以格雷码顺序排列)。可见,按动任何开关一次,灯泡亮暗改变。说明成功达成功能。





以上开关楼道灯均亮,说明控制楼道灯功能成功实现。

三、讨论、心得

在本次实验中,我继续学习了利用 Logisim 绘图和利用 Vivado 进行硬件电路的设计。画图中,我学会了导出电路为芯片,使用分流器等等。在 Vivado 中,我更加熟练了导入仿真文件,约束文件,进行仿真等功能,了解了数字电路的神奇。在过程中虽然有所波折,但总体来看我学会了很多知识。

四、个人生活照片



浙江大学

本科实验报告

课程名称:		数字逻辑电路设计	
姓	名:	蒸佳伟	
学	院:	计算机科学与技术学院	
专	业:	软件工程	
郎	箱:	3220104519@zju.edu.cn	
QQ	号:	3348536459	

电话:	19550230334
指导教师:	洪奇军
报告日期:	2023年10月31日


浙江大学实验报告

课程名称:	数字逻辑设计	实验类型:	综合
实验项目名称	: 实验 6: 七	段数码管显示译码器设	:计与应用
学生姓名:	蔡佳伟 学号:	3220104519 同组学	学生姓名:
实验地点:	紫金港东四 509 室	 实验日期: 2023 ^年	F 10 月 31 日


一、操作方法与实验步骤

(一) 原理图设计实现译码 MyMC14495 模块

1、使用 Logisim 绘制芯片逻辑电路图 绘制结果如下:




绘制完成后,绘制本届电路 DispNum,绘制如下:




需要注意的是,两次绘制完成后,需要分别更改出口、入口的名称。同时注意分线器下标与连接端口的对应关系。

之后导出电路图为 Verilog 代码



注意 Target board 选择 FPGA4U



注意在 preferences 中把代码格式选为 Verilog

之后 Execute 生成代码,保存

MyMC14485 的 Verilog 代码如下:

```
/*******************
   Logisim-evolution goes FPGA automatic generated Verilog code
                      https://github.com/logisim-evolution/
             Component
                                          MyMC14495
******************
******/
module MyMC14495 ( D0,
           D1,
           D2,
           D3,
           LE,
           a,
           b,
           C,
           d,
           e,
```

```
g,
          p,
          point );
/********************
*****
        The
               inputs are
                               defined
*****************
******
  input D0;
  input D1;
  input D2;
  input D3;
  input LE;
  input point;
/***********************
*****
  * *
                                         here
    The outputs are defined
******************
******
  output a;
  output b;
  output c;
  output d;
  output e;
  output f;
  output g;
  output p;
/***********************
*****
  ** The wires are defined here
*******************
*******
  wire s logisimNet0;
  wire s logisimNet1;
  wire s logisimNet10;
  wire s logisimNet11;
  wire s logisimNet12;
  wire s logisimNet13;
  wire s logisimNet14;
  wire s_logisimNet15;
  wire s logisimNet16;
  wire s logisimNet17;
  wire s logisimNet18;
  wire s logisimNet19;
  wire s logisimNet2;
  wire s logisimNet20;
  wire s logisimNet21;
  wire s logisimNet22;
  wire s logisimNet23;
```

```
wire s logisimNet24;
   wire s logisimNet25;
   wire s logisimNet26;
   wire s logisimNet27;
   wire s logisimNet28;
   wire s logisimNet29;
   wire s logisimNet3;
   wire s logisimNet30;
   wire s logisimNet31;
   wire s logisimNet32;
   wire s_logisimNet33;
   wire s_logisimNet34;
   wire s logisimNet35;
   wire s_logisimNet36;
   wire s_logisimNet37;
   wire s_logisimNet38;
  wire s_logisimNet39;
  wire s logisimNet4;
  wire s_logisimNet40;
  wire s_logisimNet41;
  wire s_logisimNet42;
  wire s_logisimNet43;
  wire s_logisimNet44;
  wire s_logisimNet45;
  wire s_logisimNet5;
  wire s_logisimNet6;
  wire s logisimNet7;
  wire s logisimNet8;
   wire s logisimNet9;
/***********************
*****
  ** The module functionality is described here
******************
*******
/************************
*****
  ** Here all input connections are defined
*******************
*******
  assign s logisimNet11 = D1;
  assign s logisimNet12 = D2;
  assign s logisimNet2 = D0;
  assign s logisimNet21 = D3;
  assign s_logisimNet32 = point;
  assign s logisimNet7 = LE;
/***********************
  ** Here all output connections are defined
******************
```

```
*******
   assign a = s_logisimNet45;
   assign b = s logisimNet44;
   assign c = s logisimNet43;
   assign d = s logisimNet42;
   assign e = s_logisimNet41;
   assign f = s logisimNet40;
   assign g = s_logisimNet39;
   assign p = s logisimNet34;
/**************************
*****
   ** Here all in-lined
                                components
                                            are
                                                   defined
*****************
********
    // NOT Gate
   assign s logisimNet5 = ~s logisimNet2;
   // NOT Gate
   assign s logisimNet0 = ~s logisimNet11;
   // NOT Gate
   assign s logisimNet34 = ~s logisimNet32;
   // NOT Gate
   assign s logisimNet18 = ~s logisimNet12;
   // NOT Gate
   assign s logisimNet6 = ~s logisimNet21;
/************************
*****
   ** Here all normal components are defined
******************
********
   AND GATE 4 INPUTS #(.BubblesMask(4'h0))
     GATES 1 (.input1(s logisimNet12),
            .input2(s logisimNet21),
            .input3(s logisimNet2),
            .input4(s logisimNet0),
            .result(s logisimNet25));
   AND GATE 4 INPUTS #(.BubblesMask(4'h0))
      GATES 2 (.input1(s logisimNet12),
            .input2(s logisimNet5),
            .input3(s logisimNet0),
            .input4(s logisimNet5),
            .result(s logisimNet3));
   AND GATE 4 INPUTS #(.BubblesMask(4'h0))
      GATES 3 (.input1(s logisimNet21),
            .input2(s logisimNet12),
            .input3(s logisimNet5),
            .input4(s logisimNet0),
```

```
.result(s logisimNet8));
AND GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 4 (.input1(s logisimNet2),
          .input2(s logisimNet0),
          .input3(s logisimNet18),
          .input4(s logisimNet6),
          .result(s logisimNet14));
AND GATE 4 INPUTS #(.BubblesMask(4'h0))
  GATES 5 (.input1(s logisimNet12),
          .input2(s_logisimNet11),
          .input3(s logisimNet2),
          .input4(s logisimNet6),
          .result(s logisimNet17));
OR GATE #(.BubblesMask(2'b00))
  GATES 6 (.input1(s logisimNet7),
          .input2(s_logisimNet36),
          .result(s logisimNet39));
AND_GATE_3_INPUTS #(.BubblesMask(3'b000))
  GATES 7 (.input1(s logisimNet18),
          .input2(s logisimNet0),
          .input3(s logisimNet6),
          .result(s logisimNet33));
OR GATE 3 INPUTS #(.BubblesMask(3'b000))
  GATES 8 (.input1(s logisimNet8),
          .input2(s logisimNet17),
          .input3(s logisimNet33),
          .result(s logisimNet36));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 9 (.input1(s logisimNet11),
          .input2(s logisimNet2),
          .input3(s logisimNet6),
          .result(s logisimNet15));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 10 (.input1(s logisimNet18),
           .input2(s logisimNet11),
           .input3(s logisimNet6),
           .result(s logisimNet28));
OR GATE # (.BubblesMask(2'b00))
  GATES 11 (.input1(s logisimNet7),
           .input2(s logisimNet29),
           .result(s logisimNet40));
OR GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 12 (.input1(s logisimNet15),
           .input2(s logisimNet28),
           .input3(s logisimNet23),
           .input4(s logisimNet25),
           .result(s logisimNet29));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 13 (.input1(s logisimNet18),
           .input2(s logisimNet2),
           .input3(s logisimNet6),
```

```
.result(s logisimNet23));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 14 (.input1(s logisimNet18),
           .input2(s logisimNet0),
           .input3(s logisimNet2),
           .result(s logisimNet24));
OR GATE # (.BubblesMask(2'b00))
  GATES 15 (.input1(s logisimNet7),
           .input2(s_logisimNet37),
           .result(s logisimNet41));
AND GATE 3 INPUTS #(.BubblesMask(3'b000))
  GATES 16 (.input1(s logisimNet0),
           .input2(s logisimNet12),
           .input3(s logisimNet6),
           .result(s logisimNet19));
OR_GATE_3_INPUTS #(.BubblesMask(3'b000))
  GATES 17 (.input1(s logisimNet24),
           .input2(s_logisimNet19),
           .input3(s logisimNet9),
           .result(s logisimNet37));
AND GATE # (.BubblesMask(2'b00))
  GATES 18 (.input1(s logisimNet2),
           .input2(s logisimNet6),
           .result(s logisimNet9));
AND GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 19 (.input1(s logisimNet18),
           .input2(s logisimNet5),
           .input3(s logisimNet21),
           .input4(s logisimNet11),
           .result(s logisimNet38));
OR GATE # (.BubblesMask(2'b00))
  GATES 20 (.input1(s logisimNet7),
           .input2(s logisimNet26),
           .result(s logisimNet42));
OR GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 21 (.input1(s logisimNet38),
           .input2(s logisimNet16),
           .input3(s logisimNet3),
           .input4(s logisimNet14),
           .result(s logisimNet26));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 22 (.input1(s logisimNet2),
           .input2(s logisimNet11),
           .input3(s logisimNet12),
           .result(s logisimNet16));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 23 (.input1(s logisimNet11),
           .input2(s logisimNet21),
           .input3(s logisimNet12),
           .result(s logisimNet22));
```

```
OR GATE #(.BubblesMask(2'b00))
  GATES_24 (.input1(s_logisimNet7),
           .input2(s logisimNet35),
           .result(s logisimNet43));
OR GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 25 (.input1(s logisimNet22),
           .input2(s logisimNet1),
           .input3(s_logisimNet20),
           .result(s logisimNet35));
AND GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 26 (.input1(s logisimNet5),
           .input2(s logisimNet11),
           .input3(s logisimNet18),
           .input4(s logisimNet6),
           .result(s logisimNet1));
OR GATE # (.BubblesMask(2'b00))
  GATES 27 (.input1(s_logisimNet7),
           .input2(s logisimNet27),
           .result(s logisimNet44));
OR GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 28 (.input1(s logisimNet30),
           .input2(s logisimNet20),
           .input3(s logisimNet13),
           .input4(s logisimNet10),
           .result(s logisimNet27));
AND GATE 3 INPUTS # (.BubblesMask(3'b000))
  GATES 29 (.input1(s logisimNet12),
           .input2(s logisimNet11),
           .input3(s logisimNet5),
           .result(s logisimNet13));
AND GATE 4 INPUTS #(.BubblesMask(4'h0))
  GATES 30 (.input1(s logisimNet12),
           .input2(s logisimNet2),
           .input3(s logisimNet0),
           .input4(s logisimNet6),
           .result(s logisimNet10));
OR GATE #(.BubblesMask(2'b00))
  GATES 31 (.input1(s logisimNet7),
           .input2(s logisimNet31),
           .result(s logisimNet45));
OR_GATE_4_INPUTS #(.BubblesMask(4'h0))
  GATES 32 (.input1(s logisimNet4),
           .input2(s logisimNet25),
           .input3(s logisimNet3),
           .input4(s logisimNet14),
           .result(s logisimNet31));
AND GATE 4 INPUTS # (.BubblesMask(4'h0))
  GATES 33 (.input1(s logisimNet18),
           .input2(s logisimNet21),
           .input3(s logisimNet11),
           .input4(s logisimNet2),
           .result(s logisimNet4));
```

```
AND GATE 3 INPUTS #(.BubblesMask(3'b000))
    GATES 34 (.input1(s logisimNet12),
          .input2(s logisimNet21),
          .input3(s_logisimNet5),
          .result(s logisimNet20));
  AND GATE 3 INPUTS # (.BubblesMask(3'b000))
    GATES 35 (.input1(s logisimNet11),
          .input2(s_logisimNet21),
          .input3(s_logisimNet2),
          .result(s logisimNet30));
 endmodule
DispNum 的 Verilog 代码如下
 /******************
 ** Logisim-evolution goes FPGA automatic generated Verilog code
                      https://github.com/logisim-evolution/
             Component
                                          DispNum
                              :
*****************
*******/
 module DispNum ( AN,
          BTN,
          SEGMENT,
          SW );
/***********************
*****
  * *
        The
                inputs
                         are
                                 defined
******************
******
  input [1:0] BTN;
  input [7:0] SW;
/**********************************
       The
               outputs are defined
                                           here
******************
*******
  output [3:0] AN;
  output [7:0] SEGMENT;
/************************
*****
```

```
**
           The wires are defined here
******************
*******
   wire [7:0] s logisimBus0;
   wire [7:0] s logisimBus1;
   wire [1:0] s_logisimBus14;
   wire [3:0] s logisimBus15;
   wire s_logisimNet10;
         s_logisimNet11;
s_logisimNet12;
s logisimNet13;
s_logisimNet16;
   wire
   wire
   wire
   wire
         s_logisimNet16;
s_logisimNet17;
s_logisimNet18;
s_logisimNet19;
s_logisimNet20;
s_logisimNet21;
s_logisimNet21;
s_logisimNet23;
s_logisimNet23;
s_logisimNet24;
s_logisimNet25;
s_logisimNet4;
s_logisimNet4;
s_logisimNet5;
s_logisimNet5;
s_logisimNet5;
s_logisimNet6;
s_logisimNet7;
   wire
          s_{logisimNet7};
   wire
   wire
          s logisimNet8;
   wire s logisimNet9;
/************************
*****
   ** The module functionality is described here
******************
******
/***********************
*****
  ** Here all input connections are defined
*****************
*******
   assign s logisimBus0[7:0] = SW;
   assign s logisimBus14[1:0] = BTN;
/***********************
  ** Here all output connections are defined
*****************
*******
assign AN = s_logisimBus15[3:0];
```

```
assign SEGMENT = s logisimBus1[7:0];
/***********************
       Here all in-lined
                              components
                                         are
*******************
*******
   // NOT Gate
   assign s logisimBus15[3] = ~s logisimBus0[7];
   // NOT Gate
   assign s logisimBus15[2] = ~s logisimBus0[6];
   // NOT Gate
   assign s logisimBus15[1] = ~s logisimBus0[5];
   // NOT Gate
   assign s logisimBus15[0] = ~s logisimBus0[4];
/*************************
*****
   * *
        Here all sub-circuits are defined
******************
********
   MyMC14495
          M1 (.D0(s logisimBus0[0]),
             .D1(s logisimBus0[1]),
             .D2(s logisimBus0[2]),
             .D3(s logisimBus0[3]),
             .LE(s logisimBus14[0]),
             .a(s logisimBus1[0]),
             .b(s logisimBus1[1]),
             .c(s logisimBus1[2]),
             .d(s logisimBus1[3]),
             .e(s logisimBus1[4]),
             .f(s logisimBus1[5]),
             .g(s logisimBus1[6]),
             .p(s logisimBus1[7]),
             .point(s logisimBus14[1]));
 endmodule
```

- 2、使用 Vivado 对电路生成的 Verilog 代码进行仿真(注意,此部分仿真内容是 MyMC14485 的电路图)
 - (1) 新建工程,此处命名为 project_4

注意: Project Name 界面不能有中文, Project Type 界面选择 RTL Project, Default Part 界面搜索并选择 xs7k160tffg676-2L,点击 Finish 完成工程创建。

(2) 添加综合文件

在 Project Manager 中选择 Add Sources,选择 Add or Create Design Source, 选

择 verilog 子目录下的 circuit 和 gates 子目录的 Verilog 文件全部拷贝到工程中,随后点击 Finish 完成。 因为我们需要的是两个目录下的所有文件,因此可以通过 Add Directories 将两个目录下的全部文件添加进来。

导入后状态如下

(3) 添加仿真文件并进行仿真


选择 Add or Create Simulation Sources 将仿真文件添加进入工程 之后进行仿真,仿真结果见"二、实验结果与分析",仿真成功。 仿真代码如下:

```
`timescale 1ns / 1ps
module MyMC14495 tb();
// Inputs
reg D0;
reg D1;
reg D2;
reg D3;
reg LE;
reg point;
// Output
wire p;
wire a;
wire b;
wire c;
wire d;
wire e;
wire f;
wire g;
// Instantiate the UUT
MyMC14495 MC14495 inst (
.D0(D0),
.D1(D1),
.D2(D2),
.D3(D3),
.LE(LE),
.point(point),
.p(p),
.a(a),
.b(b),
.c(c),
.d(d),
.e(e),
.f(f),
.g(g)
);
initial begin
   D3 = 0;
   D2 = 0;
   D1 = 0;
   D0 = 0;
   LE = 0;
   point = 0;
   #50;
   repeat(16) begin
```

```
{D3, D2, D1, D0} = {D3, D2, D1, D0} + 4'b1; #50;
end
LE = 1;
end
endmodule
```

- 3、使用 Vivado 综合并上板验证(此处上板验证的是 DispNum)
 - (1)添加约束文件并修改

选择 Add or Create Constraints 将约束文件添加进入工程,并进行修改,设置引脚约束。设置后结果如下:



修改后代码如下:

```
# Filename: constraints lab6.xdc
## Constraints file for Lab6
# Switches as inputs
set property PACKAGE PIN AA10 [get ports {SW[0]}]
set property PACKAGE PIN AB10 [get ports {SW[1]}]
set property PACKAGE PIN AA13 [get ports {SW[2]}]
set property PACKAGE PIN AA12 [get ports {SW[3]}]
set property PACKAGE PIN Y13 [get ports {SW[4]}]
set property PACKAGE PIN Y12 [get ports {SW[5]}]
set property PACKAGE PIN AD11 [get ports {SW[6]}]
set property PACKAGE PIN AD10 [get ports {SW[7]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[0]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[1]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[2]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[3]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[4]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[5]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[6]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[7]}]
# Key as inputs
set property PACKAGE PIN AF13 [get ports {BTN[0]}]
set property IOSTANDARD LVCMOS15 [get ports {BTN[0]}]
set property PACKAGE PIN AF10 [get ports {BTN[1]}]
set property IOSTANDARD LVCMOS15 [get ports {BTN[1]}]
```

```
# Arduino-Segment & AN
set property PACKAGE PIN AD21 [get ports {AN[0]}]
set property PACKAGE PIN AC21 [get ports {AN[1]}]
set property PACKAGE PIN AB21 [get ports {AN[2]}]
set property PACKAGE PIN AC22 [get ports {AN[3]}]
set property PACKAGE PIN AB22 [get ports {SEGMENT[0]}]
set property PACKAGE PIN AD24 [get ports {SEGMENT[1]}]
set property PACKAGE PIN AD23 [get ports {SEGMENT[2]}]
set property PACKAGE_PIN Y21 [get_ports {SEGMENT[3]}]
set_property PACKAGE_PIN W20 [get_ports {SEGMENT[4]}]
set_property PACKAGE_PIN AC24 [get_ports {SEGMENT[5]}]
set_property PACKAGE_PIN AC23 [get_ports {SEGMENT[6]}]
set property PACKAGE PIN AA22 [get ports {SEGMENT[7]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[0]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[1]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[2]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[4]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[5]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[6]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[7]}]
# # Main clock
# set property PACKAGE PIN AC18 [get ports clk p]
# set property PACKAGE PIN AD18 [get ports clk n]
# set property IOSTANDARD LVCMOS18 [get ports clk p]
# set property IOSTANDARD LVCMOS18 [get ports clk n]
# # create clock -period 10.000 -name clk [get ports "clk p"]
# # FPGA RST
# set property PACKAGE PIN W13 [get ports RSTN]
# set property IOSTANDARD LVCMOS18 [get ports RSTN]
# # 7SEG
# set property PACKAGE PIN M24 [get ports seg clk]
# set property PACKAGE PIN L24 [get ports set sout]
# set property PACKAGE PIN R18 [get ports seg pen]
# set property PACKAGE PIN M20 [get ports seg clrn]
# set property IOSTANDARD LVCMOS33 [get ports seg clk]
# set property IOSTANDARD LVCMOS33 [get ports set sout]
# set property IOSTANDARD LVCMOS33 [get ports seg pen]
# set property IOSTANDARD LVCMOS33 [get ports seg clrn]
# # Audio out
# set property PACKAGE PIN P26 [get ports AUD PWM]
# set property PACKAGE PIN M25 [get ports AUD SD]
# set property IOSTANDARD LVCMOS33 [get ports AUD PWM]
# set property IOSTANDARD LVCMOS33 [get ports AUD SD]
# # Key Array
# set property PACKAGE PIN V17 [get ports BTN X0]
# set property IOSTANDARD LVCMOS18 [get ports BTN X0]
# set_property PACKAGE_PIN W18 [get ports BTN X1]
# set property IOSTANDARD LVCMOS18 [get ports BTN X1]
# set property PACKAGE PIN W19 [get ports BTN X2]
```


```
# set property IOSTANDARD LVCMOS18 [get ports BTN X2]
# set_property PACKAGE_PIN W15 [get_ports BTN X3]
# set_property IOSTANDARD LVCMOS18 [get_ports BTN_X3]
# set_property PACKAGE_PIN W16 [get_ports BTN_X4]
# set_property IOSTANDARD LVCMOS18 [get_ports BTN_X4]
# set_property PACKAGE_PIN V18 [get_ports BTN_Y0]
# set_property IOSTANDARD LVCMOS18 [get_ports BTN_Y0]
# set_property PACKAGE_PIN V19 [get_ports BTN_Y1]
# set_property IOSTANDARD LVCMOS18 [get_ports BTN_Y1]
# set_property PACKAGE_PIN V14 [get_ports BTN Y2]
# set_property IOSTANDARD LVCMOS18 [get_ports BTN_Y2]
# set_property PACKAGE_PIN W14 [get_ports BTN_Y3]
# set property IOSTANDARD LVCMOS18 [get ports BTN Y3]
# # Arduino
# set property PACKAGE PIN AF25 [get ports ard rst]
# set_property IOSTANDARD LVCMOS33 [get ports ard rst]
# set property PACKAGE PIN AF24 [get ports {ard led[0]}]
# set_property PACKAGE_PIN AF21 [get_ports {ard_led[1]}]
# set_property PACKAGE_PIN Y22 [get_ports {ard_led[2]}]
# set_property PACKAGE_PIN Y23 [get_ports {ard_led[3]}]
# set_property PACKAGE_PIN AA23 [get_ports {ard_led[4]}]
# set property PACKAGE PIN Y25 [get ports {ard led[5]}]
# set property PACKAGE PIN AB26 [get ports {ard led[6]}]
# set property PACKAGE PIN W23 [get ports {ard led[7]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[0]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_led[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_led[3]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_led[4]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[5]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[6]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[7]}]
# set property PACKAGE PIN AD21 [get ports {ard an[0]}]
# set property PACKAGE PIN AC21 [get ports {ard an[1]}]
# set property PACKAGE PIN AB21 [get ports {ard an[2]}]
# set property PACKAGE PIN AC22 [get_ports {ard_an[3]}]
# set_property PACKAGE_PIN AB22 [get_ports {ard_seg[0]}]
# set_property PACKAGE_PIN AD24 [get_ports {ard_seg[1]}]
# set_property PACKAGE_PIN AD23 [get_ports {ard_seg[2]}]
# set property PACKAGE PIN Y21 [get ports {ard seg[3]}]
# set property PACKAGE_PIN W20 [get_ports {ard_seg[4]}]
# set property PACKAGE_PIN AC24 [get_ports {ard_seg[5]}]
# set property PACKAGE_PIN AC23 [get_ports {ard_seg[6]}]
# set property PACKAGE_PIN AA22 [get_ports {ard_seg[7]}]
# # set property IOSTANDARD LVCMOS33 [get ports {ard dio[13]}]
# # set property IOSTANDARD LVCMOS33 [get ports {ard dio[12]}]
# set property IOSTANDARD LVCMOS33 [get_ports {ard_an[0]}]
# set property IOSTANDARD LVCMOS33 [get_ports {ard_an[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard an[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard an[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_seg[3]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_seg[4]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_seg[5]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_seg[6]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[7]}]
```

```
# set property PACKAGE PIN N26 [get ports LEDCLK]
# set_property PACKAGE_PIN N24 [get_ports LEDCLR]
# set_property PACKAGE_PIN M26 [get_ports LEDDT]
# set_property IOSTANDARD LVCMOS33 [get_ports LEDCLK]
# set property IOSTANDARD LVCMOS33 [get ports LEDCLR]
# set property IOSTANDARD LVCMOS33 [get ports LEDDT]
# #16dips
# set_property PACKAGE_PIN AA10 [get ports {switch[0]}]
# set_property PACKAGE_PIN AB10 [get_ports {switch[1]}]
# set_property PACKAGE_PIN AA13 [get_ports {switch[2]}]
# set_property PACKAGE_PIN AA12 [get_ports {switch[3]}]
# set property PACKAGE PIN Y13 [get ports {switch[4]}]
# set property PACKAGE PIN Y12 [get ports {switch[5]}]
# set property PACKAGE PIN AD11 [get ports {switch[6]}]
# set_property PACKAGE_PIN AD10 [get_ports {switch[7]}]
# set property PACKAGE PIN AE10 [get ports {switch[8]}]
# set_property PACKAGE_PIN AE12 [get_ports {switch[9]}]
# set_property PACKAGE_PIN AF12 [get_ports {switch[10]}]
# set_property PACKAGE_PIN AE8 [get_ports {switch[11]}]
# set_property PACKAGE_PIN AF8 [get_ports {switch[12]}]
# set_property PACKAGE_PIN AE13 [get_ports {switch[13]}]
# set property PACKAGE PIN AF13 [get ports {switch[14]}]
# set property PACKAGE PIN AF10 [get ports {switch[15]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[0]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[1]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[2]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[3]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[4]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[5]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[6]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[7]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[8]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[9]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[10]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[11]}]
# set property IOSTANDARD LVCMOS15 [get_ports {switch[12]}]
# set property IOSTANDARD LVCMOS15 [get_ports {switch[13]}]
# set property IOSTANDARD LVCMOS15 [get_ports {switch[14]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[15]}]
# # VGA
# set property PACKAGE PIN N21 [get ports {vga red[0]}]
# set property PACKAGE PIN N22 [get ports {vga red[1]}]
# set property PACKAGE_PIN R21 [get_ports {vga_red[2]}]
# set property PACKAGE PIN P21 [get ports {vga red[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[3]}]
# set property PACKAGE PIN R22 [get ports {vga green[0]}]
# set property PACKAGE PIN R23 [get ports {vga green[1]}]
# set property PACKAGE PIN T24 [get ports {vga green[2]}]
# set property PACKAGE PIN T25 [get ports {vga green[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[3]}]
# set_property PACKAGE_PIN T20 [get_ports {vga_blue[0]}]
# set_property PACKAGE_PIN R20 [get ports {vga blue[1]}]
# set property PACKAGE PIN T22 [get ports {vga blue[2]}]
```

```
# set_property PACKAGE_PIN T23 [get_ports {vga_blue[3]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[0]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[1]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[3]}]
# set_property PACKAGE_PIN M22 [get_ports vga_hs]
# set_property PACKAGE_PIN [get_ports vga_vs]
# set_property IOSTANDARD LVCMOS33 [get_ports vga_hs]
# set_property IOSTANDARD LVCMOS33 [get_ports vga_vs]
```

MOS33 对应 sword 板上数码管的区域, MOS15 对应按钮区域。应注意四位七段数码管共用一套阴极, 而不是每位数码管都有自己的阴极, 这为下一个实验我们实现每位数码管独立显示数字做出铺垫。

(2) 生成 bitstream 并烧录 配置完成后,得到 bitstream。



之后将下载器连接到电脑上。点击 PROGRAM AND DEBUG > Open Hardware Manager > Open Target > Auto Connect 进行识别和连接,成功连接后,点击 Program Device 选择 xc7k160t 设备,在下载程序界面选择我们刚刚生成的比特流文件,将其下载到板上。之后在板上实现相关操作。

二、实验结果与分析


(一) MyMC14485 的仿真结果


我们可以对照着七段数码管的分布图来检查仿真结果是否正确。发现结果确实如此,证明我们在卡诺图的化简过程以及原理图的绘制过程中没有因粗心出错。



如图所示, 开关对显示屏控制状态正确, 说明仿真过程成功实现。

(二) DispNum 上板结果





如图,可以通过开关控制四个七段数码管的亮起与熄灭,可以控制小数点是否显现,可以通

过开关控制显示 0~F16 个 16 进制数, 行为与预期完全相符。

三、讨论、心得

本次实验在 MyMC14495 模块绘制时,使用了很多门电路。从中我学会了如何绘制一个较难的电路图。在线路较多时,选择分层、分点绘制。本次实验也是十分有趣的,显示十六个数字成功的时候我的内心获得了极大的成就感。

这次的画图确实非常复杂,这对我们的耐心和细心都是极大的考验,我周围有同学就因为不小心少连了一根线,导致最终出现错误的显示信息。我们应该尽量规避这样的错误。

四、个人生活照片



浙江大学

本科实验报告

数字逻辑电路设计 课程名称: 蔡佳伟 姓 名: 计算机科学与技术学院 学 院: 软件工程 专 业: 3220104519@zju.edu.cn 箱: 邮 号: QQ 3348536459 电 话: 19550230334 指导教师: 洪奇军 2023年11月7日 报告日期:

浙江大学实验报告

课程名称:	数字逻辑设计	实验类型:	综合
实验项目名称:	实验 7: 多路边	选择器设计与应用	


学生姓名: <u>蔡佳伟</u> 学号: <u>3220104519</u> 同组学生姓名: _____

实验地点: 紫金港东四 509 室 实验日期: 2023 年 11 月 7 日


一、操作方法与实验步骤

(一) 原理图设计实现 Mux4to1b4 模块

1、使用 Logisim 绘制芯片逻辑电路图 先绘制 Mux4to1 绘制结果如下:



绘制完成后,绘制 Mux4to1b4,绘制如下:



需要注意的是,两次绘制完成后,需要分别更改出口、入口的名称。同时注意分线器下标与连接端口的对应关系。可以通过改变输入值几次判断输出值是否符合预期的方法判断是

否绘制正确。

之后导出电路图为 Verilog 代码

Synthesize & Download: D_74LS138	- X
Frequency: Divider value: 1.0 Hz 12000000	Settings Target board
Annotation method Label only the components without a label Annotate Action method Toplevel: D_74LS138 Generate HDL only Execute	Select Altera's software
Progress bar	ldle 🕱
Infos (0) Warnings (0) Errors (0) Conso	le

注意 Target board 选择 FPGA4U

Preference	es									-		×
Template	emplate International Window Layout Simulation Experimental Software				FPGA C	FPGA Commander Settings						
Workspace location: C:\Users\Administrator/logisim_evolution_workspace							Browse					
Hardware de	scription	langua	ge used for	FPGA-com	nmander:				Verilog			*
VHDL options:												
✓ Use upper case for VHDL keywords												
					External F	PGA Board list:						
							Add a board					
					Remove selected board							

注意在 preferences 中把代码格式选为 Verilog

之后 Execute 生成代码,保存

Mux4to1b4 的 Verilog 代码如下:

```
*****
             The
                         inputs
                                        are
                                                   defined
                                                                   here
******************
*******
    input [3:0] D0;
    input [3:0] D1;
    input [3:0] D2;
    input [3:0] D3;
    input [1:0] S;
 /************************
*****
            The outputs are defined
                                                                  here
*****************
******
    output [3:0] Y;
/***********************
*****
              The wires are defined
                                                                  here
*****************
********
    wire [1:0] s logisimBus44;
    wire [3:0] s logisimBus45;
    wire [3:0] s logisimBus46;
    wire [3:0] s logisimBus47;
    wire [3:0] s logisimBus48;
    wire [3:0] s logisimBus49;
    wire s_logisimNet0;
wire s_logisimNet1;
           s_logisimNet1;
s_logisimNet11;
s_logisimNet11;
s_logisimNet12;
s_logisimNet13;
s_logisimNet14;
s_logisimNet15;
s_logisimNet16;
s_logisimNet16;
s_logisimNet17;
s_logisimNet19;
s_logisimNet2;
s_logisimNet20;
s_logisimNet21;
s_logisimNet21;
s_logisimNet22;
s_logisimNet23;
s_logisimNet24;
s_logisimNet24;
s_logisimNet25;
s_logisimNet25;
s_logisimNet26;
s_logisimNet27;
s_logisimNet27;
s_logisimNet28;
s_logisimNet29;
    wire
             s_logisimNet29;
    wire
              s logisimNet3;
    wire
    wire s logisimNet30;
```

```
wire s logisimNet31;
   wire
          s logisimNet32;
   wire
         s logisimNet33;
         s_logisimNet34;
   wire
         s_logisimNet35;
   wire
         s_logisimNet36;
   wire
         s_logisimNet37;
   wire
         s_logisimNet38;
   wire
        s_logisimNet38;
s_logisimNet39;
s_logisimNet4;
s_logisimNet40;
s_logisimNet41;
s logisimNet42;
s_logisimNet43;
s_logisimNet5;
s_logisimNet6;
s_logisimNet7;
s logisimNet8:
   wire
   wire
   wire
   wire
   wire
   wire
   wire
   wire
   wire
  wire s_logisimNeto;
wire s_logisimNet9;
/**************************
  ** The module functionality is described here
*****************
*******
/************************
*****
  ** Here all input connections are defined
******************
*******
  assign s logisimBus44[1:0] = S;
  assign s logisimBus45[3:0] = D0;
  assign s logisimBus46[3:0] = D1;
  assign s logisimBus47[3:0] = D2;
   assign s logisimBus48[3:0] = D3;
/************************
  ** Here all output connections are defined
******************
   assign Y = s \log isimBus49[3:0];
/************************
*****
  ** Here all in-lined components are defined
******************
*******
```

```
// NOT Gate
   assign s logisimNet8 = ~s logisimBus44[0];
   // NOT Gate
   assign s logisimNet15 = ~s logisimBus44[1];
/***********************
*****
   * *
        Here all normal
                                   components are
                                                          defined
******************
********
   AND GATE #(.BubblesMask(2'b00))
      GATES 1 (.input1(s logisimBus44[0]),
             .input2(s logisimNet15),
             .result(s logisimNet1));
   AND_GATE # (.BubblesMask(2'b00))
      GATES 2 (.input1(s logisimNet8),
             .input2(s logisimBus44[1]),
             .result(s logisimNet16));
   AND GATE # (.BubblesMask(2'b00))
      GATES 3 (.input1(s logisimBus44[0]),
             .input2(s logisimBus44[1]),
             .result(s logisimNet0));
   AND GATE #(.BubblesMask(2'b00))
      GATES 4 (.input1(s logisimNet8),
             .input2(s logisimNet15),
             .result(s logisimNet25));
   AND GATE # (.BubblesMask(2'b00))
      GATES 5 (.input1(s logisimNet1),
             .input2(s logisimBus46[0]),
             .result(s logisimNet4));
   AND GATE # (.BubblesMask(2'b00))
      GATES 6 (.input1(s logisimNet16),
             .input2(s logisimBus47[0]),
             .result(s logisimNet42));
   AND GATE # (.BubblesMask(2'b00))
      GATES 7 (.input1(s logisimNet0),
             .input2(s logisimBus48[0]),
             .result(s logisimNet18));
   AND GATE # (.BubblesMask(2'b00))
      GATES 8 (.input1(s logisimNet25),
             .input2(s logisimBus45[1]),
             .result(s logisimNet19));
   AND GATE #(.BubblesMask(2'b00))
      GATES 9 (.input1(s_logisimNet1),
             .input2(s logisimBus46[1]),
             .result(s logisimNet2));
   AND GATE # (.BubblesMask(2'b00))
```

```
GATES 10 (.input1(s logisimNet16),
           .input2(s logisimBus47[1]),
           .result(s logisimNet41));
AND GATE # (.BubblesMask(2'b00))
  GATES 11 (.input1(s logisimNet0),
           .input2(s logisimBus48[1]),
           .result(s logisimNet20));
AND GATE # (.BubblesMask(2'b00))
  GATES 12 (.input1(s logisimNet25),
           .input2(s_logisimBus45[2]),
           .result(s logisimNet35));
AND GATE #(.BubblesMask(2'b00))
  GATES 13 (.input1(s logisimNet1),
           .input2(s logisimBus46[2]),
           .result(s logisimNet39));
AND GATE # (.BubblesMask(2'b00))
  GATES 14 (.input1(s_logisimNet16),
           .input2(s logisimBus47[2]),
           .result(s logisimNet27));
AND GATE # (.BubblesMask(2'b00))
  GATES 15 (.input1(s logisimNet0),
           .input2(s logisimBus48[2]),
           .result(s logisimNet36));
AND GATE # (.BubblesMask(2'b00))
  GATES 16 (.input1(s logisimNet25),
           .input2(s logisimBus45[3]),
           .result(s logisimNet37));
AND GATE # (.BubblesMask(2'b00))
  GATES 17 (.input1(s logisimNet1),
           .input2(s logisimBus46[3]),
           .result(s logisimNet40));
AND GATE # (.BubblesMask(2'b00))
  GATES 18 (.input1(s logisimNet16),
           .input2(s logisimBus47[3]),
           .result(s logisimNet28));
AND GATE #(.BubblesMask(2'b00))
  GATES 19 (.input1(s logisimNet0),
           .input2(s logisimBus48[3]),
           .result(s logisimNet38));
AND GATE #(.BubblesMask(2'b00))
  GATES 20 (.input1(s logisimNet25),
           .input2(s logisimBus45[0]),
           .result(s logisimNet17));
OR GATE 4 INPUTS #(.BubblesMask(4'h0))
  GATES 21 (.input1(s logisimNet17),
           .input2(s logisimNet4),
           .input3(s logisimNet42),
           .input4(s logisimNet18),
           .result(s logisimBus49[0]));
```

```
OR GATE 4 INPUTS #(.BubblesMask(4'h0))
     GATES 22 (.input1(s logisimNet19),
              .input2(s logisimNet2),
              .input3(s_logisimNet41),
              .input4(s logisimNet20),
              .result(s logisimBus49[1]));
  OR GATE 4 INPUTS # (.BubblesMask(4'h0))
    GATES 23 (.input1(s logisimNet35),
              .input2(s_logisimNet39),
              .input3(s_logisimNet27),
              .input4(s_logisimNet36),
              .result(s logisimBus49[2]));
  OR GATE 4 INPUTS #(.BubblesMask(4'h0))
     GATES 24 (.input1(s logisimNet37),
             .input2(s logisimNet40),
              .input3(s_logisimNet28),
              .input4(s_logisimNet38),
              .result(s logisimBus49[3]));
endmodule
```

- 2、使用 Vivado 对电路生成的 Verilog 代码进行仿真(注意,此部分仿真内容是 Mux4to1b4 的电路图)
 - (1) 新建工程,此处命名为 project 5

注意: Project Name 界面不能有中文, Project Type 界面选择 RTL Project, Default Part 界面搜索并选择 xs7k160tffg676-2L,点击 Finish 完成工程创建。

(2) 添加综合文件

在 Project Manager 中选择 Add Sources,选择 Add or Create Design Source,选择 verilog 子目录下的 circuit 和 gates 子目录的 Verilog 文件全部拷贝到工程中,随后点击 Finish 完成。 因为我们需要的是两个目录下的所有文件,因此可以通过 Add Directories 将两个目录下的全部文件添加进来。

导入后状态如下

(3)添加仿真文件并进行仿真

选择 Add or Create Simulation Sources 将仿真文件添加进入工程 之后进行仿真,仿真结果见"二、实验结果与分析",仿真成功。 本次实验我自己撰写了仿真代码如下:

```
`timescale lns/lns

// Filename: lab7_tb.v
module lab7_tb ();

reg [3:0] D0;
reg [3:0] D1;
reg [3:0] D2;
reg [3:0] D3;
reg [3:0] D3;
reg [1:0] S;

wire [3:0] Y;

Mux4tolb4 Mux4tolb4_inst (
```

```
.Y(Y),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .S(S)
   );
integer i,j;
   initial begin
      S=0;
      D0=0;
     D1=0;
     D2=0;
     D3=0;
     for (i=0; i<4; i=i+1) begin
       S=i;
       for (j=0; j<4; j=j+1) begin
           D0=j;
           D1 = j + 4;
           D2 = j + 8;
           D3 = j + 12;
            #50;
       end
     end
   end
endmodule
```

(二) 计分模块设计

1、设计 clkdiv 模块

计时器模块。在上一个实验中我们已经知道, 4 个七段数码管公用一套 abcdefgp 输入接 口, 因此我们需要用计时器, 在极短时间内快速切换, 每切换到一位输出其对应的信号。由 于人眼有视觉停留效应, 看起来就成了 4 位不同的数字。

新建 Verilog 代码文件 clkdiv.v

输入 Verilog 代码

```
module clkdiv(
     input
                            clk,
     input
                            rst, // Active-high
    output reg [31:0]
                         div res
);
    always @(posedge clk) begin
                                       // When postive edge of `clk` comes
          if(rst == 1'b1) begin
              div res <= 32'b0;
          end else begin
              div res <= div res + 32'b1; // Increase `div res` by 1
          end
    end
endmodule
```

2、设计 Create Number 模块

由于我们需要实现按钮按一下,数字加一,因此需要这样的模块来进行运算新建 Verilog 代码文件 CreateNumber.v

```
输入 Verilog 代码
```

```
module CreateNumber(
    input [3:0]
                         btn.
    output reg [15:0]
                        num
);
    wire [3:0] A, B, C, D;
    initial num <= 16'b1010 1011 1100 1101;
    assign A = num[15:12] + 4'b1;
    assign B = num[11: 8] + 4'b1;
    assign C = num[7:4] + 4'b1;
    assign D = num[3:0] + 4'b1;
    always @(posedge btn[0]) num[15:12] \leq= A;
    always @(posedge btn[1]) num[11: 8] \leq B;
    always @(posedge btn[2]) num[ 7: 4] \leq C;
    always @(posedge btn[3]) num[ 3: 0] <= D;
endmodule
```

3、设计 Display Number 模块

F

输入 4 路的 4 位信号,并根据选择信号输出,控制七段数码管的显像导入上次实验的元器件 MyMC14495 和设计好的 DisplaySync.v clkdiv.v DisplaySync.v 的 Verilog 代码如下

```
<del>/***********************</del>
*****
      Logisim-evolution goes FPGA automatic generated Verilog code
                              https://github.com/logisim-evolution/
   **
**
               Component
                                            DisplaySync
   **
*****/
   module DisplaySync(AN,
                 HEX,
                 LE,
                 LEs,
                 hexs,
                 point,
                 points,
                 scan);
```

```
******
      **
                The
                                                  defined
                           inputs
                                        are
                                                                here
*************************
******/
      input [3:0] LEs;
      input [15:0] hexs;
      input [3:0] points;
      input [1:0] scan;
                The
                           outputs
                                        are
                                                  defined
                                                                here
************************
******/
      output [3:0] AN;
      output [3:0] HEX;
      output
                  LE;
      output
                  point;
                The
                           wires
                                       are
                                                  defined
                                                                here
*************************
******/
      wire [3:0] s logisimBus0;
               s logisimBus1;
      wire [1:0]
      wire [3:0] s logisimBus10;
      wire [15:0] s logisimBus11;
      wire [3:0] s logisimBus2;
      wire [3:0] s_logisimBus3;
      wire [3:0] s_logisimBus4;
      wire [3:0]
               s logisimBus5;
      wire [3:0] s_logisimBus6;
      wire [3:0]
               s logisimBus9;
      wire
                 s logisimNet16;
      wire
                 s logisimNet17;
                 s logisimNet18;
      wire
                 s logisimNet19;
      wire
                 s logisimNet20;
      wire
                 s logisimNet21;
      wire
      wire
                 s logisimNet22;
      wire
                 s logisimNet23;
      wire
                 s logisimNet7;
                 s logisimNet8;
      wire
******
                    module functionality is
             The
                                                   described
```

```
**
*******/
*****
              Here
                        all
                                input
                                          connections
                                                                  defined
                                                          are
*************************
       assign s logisimBus10[3:0] = points;
       assign s logisimBus11[15:0] = hexs;
       assign s logisimBus1[1:0]
                              = scan;
       assign s logisimBus9[3:0]
                               = LEs;
******
              Here
                        all
                               output
                                                                  defined
                                          connections
                                                          are
       assign AN = s logisimBus4[3:0];
       assign HEX = s logisimBus0[3:0];
       assign LE
                   = s logisimNet7;
       assign point = s logisimNet8;
              Here
                       all
                               in-lined
                                                                  defined
                                           components
                                                          are
******/
       // Constant
       assign s logisimBus5[3:0] = 4'h7;
       // Constant
       assign s logisimBus6[3:0] = 4'hD;
       // Constant
       assign s logisimBus2[3:0] = 4'hB;
       // Constant
       assign s logisimBus3[3:0] = 4'hE;
```

```
/*********************
******
                Here
                            all
                                      sub-circuits
                                                                 defined
                                                      are
*********************
      Mux4to1b4
                   mux hexs (.D0(s logisimBus11[3:0]),
                            .D1(s logisimBus11[7:4]),
                            .D2(s logisimBus11[11:8]),
                            .D3(s_logisimBus11[15:12]),
                            .S(s logisimBus1[1:0]),
                            .Y(s logisimBus0[3:0]));
      Mux4to1
                 mux points (.D0(s logisimBus10[0]),
                            .D1(s logisimBus10[1]),
                            .D2(s logisimBus10[2]),
                            .D3(s logisimBus10[3]),
                            .S(s logisimBus1[1:0]),
                            .Y(s logisimNet8));
                 mux LE (.D0(s logisimBus9[0]),
      Mux4to1
                        .D1(s logisimBus9[1]),
                        .D2(s logisimBus9[2]),
                        .D3(s logisimBus9[3]),
                         .S(s logisimBus1[1:0]),
                        .Y(s logisimNet7));
      Mux4to1b4
                   mux AN (.D0(s logisimBus3[3:0]),
                          .D1(s logisimBus6[3:0]),
                          .D2(s_logisimBus2[3:0]),
                          .D3(s logisimBus5[3:0]),
                           .S(s logisimBus1[1:0]),
                          .Y(s logisimBus4[3:0]));
   endmodule
```

DisplayNumber 的 Verilog 代码如下:

```
module DisplayNumber(
    input
                   clk,
    input
                   rst,
    input [15:0] hexs,
    input [3:0] points,
    input [ 3:0] LEs,
    output[3:0] AN,
    output[7:0] SEGMENT
);
    wire [31:0]scan;
    wire [3:0]HEX;
    wire point;
    wire LE;
    clkdiv cd(
         .clk(clk),
         .rst(rst),
         .div res(scan)
```

```
);
    DisplaySync ds(
        .scan(scan[18:17]),
        .hexs(hexs),
        .points(points),
        .LEs(LEs),
        .HEX(HEX),
        .point(point),
        .LE(LE),
        .AN(AN)
    );
    MyMC14495 mc(
        .D0(HEX[0]),
        .D1(HEX[1]),
        .D2(HEX[2]),
        .D3(HEX[3]),
         .point(point),
        .LE(LE),
        .a(SEGMENT[0]),
        .b(SEGMENT[1]),
        .c(SEGMENT[2]),
        .d(SEGMENT[3]),
        .e(SEGMENT[4]),
        .f(SEGMENT[5]),
        .g(SEGMENT[6]),
        .p(SEGMENT[7])
    );
endmodule
```

导入后如图所示

```
we disp_inst: DisplayNumber (DisplayNumber.v) (3)

we cd: clkdiv (clkdiv.v)

be ds: DisplaySync (DisplaySync.v) (4)

be mc: MyMC14495 (MyMC14495.v) (35)
```

4、各模块的汇总

新建 Verilog 代码文件,并命名为 top 右键将该文件设置为 Top,只有最项层 module 才能进行引脚约束等操作

```
Set as Top
```

```
input [3:0] btn,
    output[3:0] AN,
    output[7:0] SEGMENT,
    output btnx
);
    wire [15:0] num;
    assign btnx = 0;
    CreateNumber create inst(
         .btn(btn),
         .num(num)
    );
    DisplayNumber disp inst(
         .clk(clk),
         .rst(1'b0),
         .hexs(num),
         .points(SW[7:4]),
         .LEs(SW[3:0]),
         .AN(AN),
         .SEGMENT(SEGMENT)
    );
endmodule
```

5、使用 Vivado 综合并上板验证

(1)添加约束文件并修改

选择 Add or Create Constraints 将约束文件添加进入工程,并进行修改,设置引脚约束。设置后结果如下:

```
    Constraints (1)
    Constrs_1 (1)
    Constraints_lab7.xdc
```

修改后代码如下:

```
# Filename: constraints_lab7.xdc
## Constraints file for Lab7

# Main clock
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets btn_IBUF[0]]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets btn_IBUF[1]]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets btn_IBUF[2]]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets btn_IBUF[2]]
set_property PACKAGE_PIN AC18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports clk]

create_clock -period 10.000 -name clk [get_ports "clk"]

# Switches as inputs
set_property PACKAGE_PIN AA10 [get_ports {SW[0]}]
set_property PACKAGE_PIN AB10 [get_ports {SW[1]}]
set_property PACKAGE_PIN AA13 [get_ports {SW[2]}]
set_property PACKAGE_PIN AA12 [get_ports {SW[3]}]
```


```
set property PACKAGE PIN Y13 [get ports {SW[4]}]
set_property PACKAGE_PIN Y12 [get_ports {SW[5]}]
set_property PACKAGE_PIN AD11 [get_ports {SW[6]}]
set property PACKAGE PIN AD10 [get ports {SW[7]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[0]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[1]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[2]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[3]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[4]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[5]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[6]}]
set property IOSTANDARD LVCMOS15 [get ports {SW[7]}]
# Key as inputs
set property PACKAGE PIN V18 [get ports {btn[3]}]
set property IOSTANDARD LVCMOS18 [get ports {btn[3]}]
set property PACKAGE PIN V19 [get ports {btn[2]}]
set property IOSTANDARD LVCMOS18 [get ports {btn[2]}]
set property PACKAGE PIN V14 [get ports {btn[1]}]
set property IOSTANDARD LVCMOS18 [get ports {btn[1]}]
set property PACKAGE PIN W14 [get_ports {btn[0]}]
set property IOSTANDARD LVCMOS18 [get ports {btn[0]}]
set property PACKAGE PIN W16 [get ports {btnx}]
set property IOSTANDARD LVCMOS18 [get ports {btnx}]
# Arduino-Segment & AN
set property PACKAGE PIN AD21 [get ports {AN[0]}]
set property PACKAGE PIN AC21 [get ports {AN[1]}]
set property PACKAGE PIN AB21 [get ports {AN[2]}]
set_property PACKAGE_PIN AC22 [get_ports {AN[3]}]
set property PACKAGE PIN AB22 [get ports {SEGMENT[0]}]
set property PACKAGE PIN AD24 [get ports {SEGMENT[1]}]
set_property PACKAGE_PIN AD23 [get_ports {SEGMENT[2]}]
set property PACKAGE PIN Y21 [get ports {SEGMENT[3]}]
set property PACKAGE PIN W20 [get ports {SEGMENT[4]}]
set property PACKAGE PIN AC24 [get ports {SEGMENT[5]}]
set property PACKAGE PIN AC23 [get ports {SEGMENT[6]}]
set property PACKAGE PIN AA22 [get ports {SEGMENT[7]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[0]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[1]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[2]}]
set property IOSTANDARD LVCMOS33 [get ports {AN[3]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[0]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[1]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {SEGMENT[4]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[5]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[6]}]
set property IOSTANDARD LVCMOS33 [get ports {SEGMENT[7]}]
## Main clock
# set property PACKAGE PIN AC18 [get ports clk p]
# set property PACKAGE PIN AD18 [get ports clk n]
# set property IOSTANDARD LVCMOS18 [get ports clk p]
# set property IOSTANDARD LVCMOS18 [get ports clk n]
```


```
## create clock -period 10.000 -name clk [get ports "clk p"]
##FPGARST
# set property PACKAGE PIN W13 [get ports RSTN]
# set property IOSTANDARD LVCMOS18 [get ports RSTN]
# # 7SEG
# set property PACKAGE PIN M24 [get ports seg clk]
# set property PACKAGE PIN L24 [get ports set sout]
# set property PACKAGE PIN R18 [get ports seg pen]
# set property PACKAGE PIN M20 [get ports seg clrn]
# set property IOSTANDARD LVCMOS33 [get ports seg clk]
# set property IOSTANDARD LVCMOS33 [get ports set sout]
# set property IOSTANDARD LVCMOS33 [get ports seg pen]
# set property IOSTANDARD LVCMOS33 [get ports seg clrn]
## Audio out
# set property PACKAGE PIN P26 [get ports AUD PWM]
# set property PACKAGE PIN M25 [get ports AUD SD]
# set property IOSTANDARD LVCMOS33 [get ports AUD PWM]
# set property IOSTANDARD LVCMOS33 [get ports AUD SD]
## Key Array
# set property PACKAGE PIN V17 [get ports BTN X0]
# set property IOSTANDARD LVCMOS18 [get ports BTN X0]
# set property PACKAGE PIN W18 [get ports BTN X1]
# set property IOSTANDARD LVCMOS18 [get ports BTN X1]
# set property PACKAGE PIN W19 [get ports BTN X2]
# set property IOSTANDARD LVCMOS18 [get ports BTN X2]
# set property PACKAGE PIN W15 [get ports BTN X3]
# set property IOSTANDARD LVCMOS18 [get ports BTN X3]
# set property PACKAGE_PIN W16 [get_ports BTN_X4]
# set property IOSTANDARD LVCMOS18 [get ports BTN X4]
# set property PACKAGE PIN V18 [get ports BTN Y0]
# set property IOSTANDARD LVCMOS18 [get ports BTN Y0]
# set_property PACKAGE_PIN V19 [get_ports BTN_Y1]
# set property IOSTANDARD LVCMOS18 [get ports BTN Y1]
# set property PACKAGE PIN V14 [get ports BTN Y2]
# set property IOSTANDARD LVCMOS18 [get ports BTN Y2]
# set property PACKAGE PIN W14 [get ports BTN Y3]
# set property IOSTANDARD LVCMOS18 [get ports BTN Y3]
## Arduino
# set property PACKAGE PIN AF25 [get ports ard rst]
# set property IOSTANDARD LVCMOS33 [get ports ard rst]
# set property PACKAGE PIN AF24 [get ports {ard led[0]}]
# set property PACKAGE PIN AF21 [get ports {ard led[1]}]
# set property PACKAGE PIN Y22 [get ports {ard led[2]}]
# set property PACKAGE PIN Y23 [get ports {ard led[3]}]
# set property PACKAGE PIN AA23 [get ports {ard led[4]}]
# set property PACKAGE PIN Y25 [get ports {ard led[5]}]
# set property PACKAGE PIN AB26 [get ports {ard led[6]}]
# set property PACKAGE PIN W23 [get ports {ard led[7]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard led[3]}]
```

```
# set property IOSTANDARD LVCMOS33 [get ports {ard led[4]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[5]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[6]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard led[7]}]
# set property PACKAGE PIN AD21 [get ports {ard an[0]}]
# set property PACKAGE PIN AC21 [get ports {ard an[1]}]
# set property PACKAGE PIN AB21 [get ports {ard an[2]}]
# set property PACKAGE PIN AC22 [get ports {ard an[3]}]
# set property PACKAGE PIN AB22 [get ports {ard seg[0]}]
# set property PACKAGE PIN AD24 [get ports {ard seg[1]}]
# set property PACKAGE PIN AD23 [get ports {ard seg[2]}]
# set property PACKAGE PIN Y21 [get ports {ard seg[3]}]
# set property PACKAGE PIN W20 [get ports {ard seg[4]}]
# set property PACKAGE PIN AC24 [get ports {ard seg[5]}]
# set property PACKAGE PIN AC23 [get ports {ard seg[6]}]
# set property PACKAGE PIN AA22 [get ports {ard seg[7]}]
## set property IOSTANDARD LVCMOS33 [get ports {ard dio[13]}]
## set property IOSTANDARD LVCMOS33 [get ports {ard dio[12]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard an[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard an[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard an[2]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {ard_an[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[4]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[5]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[6]}]
# set property IOSTANDARD LVCMOS33 [get ports {ard seg[7]}]
##16leds
# set property PACKAGE PIN N26 [get ports LEDCLK]
# set property PACKAGE PIN N24 [get ports LEDCLR]
# set property PACKAGE_PIN M26 [get_ports LEDDT]
# set property IOSTANDARD LVCMOS33 [get ports LEDCLK]
# set property IOSTANDARD LVCMOS33 [get ports LEDCLR]
# set property IOSTANDARD LVCMOS33 [get ports LEDDT]
##16dips
# set property PACKAGE PIN AA10 [get ports {switch[0]}]
# set property PACKAGE PIN AB10 [get ports {switch[1]}]
# set property PACKAGE PIN AA13 [get ports {switch[2]}]
# set property PACKAGE PIN AA12 [get ports {switch[3]}]
# set property PACKAGE PIN Y13 [get ports {switch[4]}]
# set property PACKAGE PIN Y12 [get ports {switch[5]}]
# set property PACKAGE PIN AD11 [get ports {switch[6]}]
# set property PACKAGE PIN AD10 [get ports {switch[7]}]
# set_property PACKAGE_PIN AE10 [get_ports {switch[8]}]
# set property PACKAGE PIN AE12 [get ports {switch[9]}]
# set property PACKAGE PIN AF12 [get ports {switch[10]}]
# set property PACKAGE PIN AE8 [get ports {switch[11]}]
# set_property PACKAGE_PIN AF8 [get_ports {switch[12]}]
# set_property PACKAGE_PIN AE13 [get_ports {switch[13]}]
# set property PACKAGE PIN AF13 [get ports {switch[14]}]
# set property PACKAGE PIN AF10 [get ports {switch[15]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[0]}]
```

```
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[1]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[2]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[3]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[4]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[5]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[6]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[7]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[8]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[9]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[10]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[11]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[12]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[13]}]
# set property IOSTANDARD LVCMOS15 [get ports {switch[14]}]
# set_property IOSTANDARD LVCMOS15 [get_ports {switch[15]}]
# # VGA
# set property PACKAGE PIN N21 [get ports {vga red[0]}]
# set property PACKAGE PIN N22 [get ports {vga red[1]}]
# set property PACKAGE PIN R21 [get ports {vga red[2]}]
# set property PACKAGE PIN P21 [get_ports {vga_red[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga red[3]}]
# set property PACKAGE PIN R22 [get ports {vga green[0]}]
# set_property PACKAGE_PIN R23 [get_ports {vga_green[1]}]
# set property PACKAGE PIN T24 [get ports {vga green[2]}]
# set property PACKAGE PIN T25 [get ports {vga green[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[1]}]
# set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga green[3]}]
# set property PACKAGE PIN T20 [get ports {vga blue[0]}]
# set property PACKAGE PIN R20 [get ports {vga blue[1]}]
# set property PACKAGE PIN T22 [get ports {vga blue[2]}]
# set property PACKAGE PIN T23 [get ports {vga blue[3]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga blue[0]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga blue[1]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga blue[2]}]
# set property IOSTANDARD LVCMOS33 [get ports {vga blue[3]}]
# set property PACKAGE PIN M22 [get ports vga hs]
# set property PACKAGE PIN [get ports vga vs]
# set property IOSTANDARD LVCMOS33 [get ports vga hs]
# set property IOSTANDARD LVCMOS33 [get ports vga vs]
```

(2) 生成 bitstream 并烧录 配置完成后,得到 bitstream。






之后将下载器连接到电脑上。点击 PROGRAM AND DEBUG > Open Hardware Manager > Open Target > Auto Connect 进行识别和连接,成功连接后,点击 Program Device 选择 xc7k160t 设备,在下载程序界面选择我们刚刚生成的比特流文件,将其下载到板上。之后在板上实现相关操作。

二、实验结果与分析

(一) Mux4to1b4 的仿真结果


分析原理,仿真图中遍历了输出的每一种情况,发现完全符合预期。证明了我对仿真代码的 撰写、导入以及原理图的绘制过程中没有因粗心出错。



如图所示,开关对显示屏控制状态正确,说明仿真过程成功实现。

(二) 计分板的使用上板结果





如图。成功实现所需要功能。由于按键时手会抖动,故每次按按钮数字可能会增加好几位, 是正常现象。如果想要只增加 1,需要设计加入防抖动模块。

三、讨论、心得

本次实验比较困难,也收获到了很多。

(1) 文件目录结构

在绘制多路选择器时,注意到,被其他器件调用的元件不再在文件目录中独自显示,而是置于调用它的元件的目录下,且每个被调用元件都有自己的命名。我们在 Verilog 代码中可以自行命名,而用原理图时默认为 XLXI 命名,双击该期间后,在弹出的对话框可以重命名。(2)对 Verilog 代码的理解学习本次实验我们较多使用了 Verilog 代码,加深了我对它的理解。 以 top 代码为例: 我们每一个文件都相当于是一个元器件,括号里面的内容是此元器件的输入输出接口。 对于 top module 来说,接口用于在引脚约束以后,对应于开发板上一个个按钮、LED 灯等器件,供我们在开发板上手动操作并观察效果。对于其他元器件来说,接口就是供被调用使用的。接下来的 wire [15:0] num 就相当于函数中定义的变量,它先经过 Create Number 函数(元器件)被赋值,然后作为 disp_num 的参数,进行输出显示。以上就是我本次实验的心得

四、个人生活照片

