## CS-200 Computer Architecture

## Part 2d. Processor, I/Os, and Exceptions Exceptions

Paolo lenne <paolo.ienne@epfl.ch>

# Exceptions, Interrupts, Faults, Traps, Checks, etc.


- Normally control flow (= sequence of the instructions to be executed) is completely under the control of the programmer who specifies jumps, branches, procedure calls, etc.
- "Exceptions" are... the exception!
  - Control flow changes that are not explicit in the program and triggered by special conditions
  - Exception handlers are special functions that take appropriate actions when an exception arises
  - Example already seen: I/O Interrupts

# Exceptions, Interrupts, Faults, Traps, Checks, etc.

- Naming varies widely across systems!
- Our convention (RISC-V, COD)
  - Exceptions: general name for all of them
  - Interrupts: special exceptions generated outside of the processor

 Thus, interrupts are the only form of exception that we have met so far

### **Undefined Instruction**



#### **Undefined Instruction**

- But now this new exception is synchronous
  - It does not happen at some random point in our code (as an I/O interrupt), but at a very specific point (where the undefined instruction is!...)
  - Synchronous means that if I run the program again from the very same starting state, the exception occurs every time

 We could serve it (that is, jump to the handler) at any point in the future (see I/O interrupts) but if we could guarantee to serve it before the next instruction, we could do cool stuff...

## An Optional fadd.s Instruction

Suppose we want to have a FP add instruction:

```
fadd.s rd, rs1, rs2 ←
```

- Some processors could have a special ALU supporting this instruction; cheaper processors do not support it
- What of those that do not? They will trigger an undefined instruction exception leading to the execution of a handler
- How can we "handle" things? **Emulate**...

This is **not** the real **fadd**. **s** instruction of RISC-V but the idea is the same...

#### **Outline of Undefined Instruction Handler**

- 1. Save on the stack all registers we and our callees will modify
  - Remember: calling conventions do not apply!
- 2. Get the instruction where the problem happened
  - If the PC has been saved somewhere, we can load from that address
- 3. Decode in software the instruction and determine that it is an fadd.s
- **4. Read the source registers** (operands) and **call a library** (or write the code) to perform the FP addition
- 5. Store the result in the destination register
- 6. Increment the PC of the failed fadd.s to point to the next instruction
- 7. Jump there to continue execution

# Exceptions, Interrupts, Faults, Traps, Checks, etc.

- Why one needs these "exceptions"?
  - Input/output request
    - Data are requested or new inputs should be processed
  - Timer interrupts
  - Unsupported or undefined instructions
    - E.g., missing floating-point support in an implementation
  - Arithmetic faults
    - The operation is not defined on specific operands (e.g., division by zero)
  - Memory protection violation
    - A user tries to read/write data belonging to another user (we will talk at length about this later!)
  - Debugging, breakpoints, etc.
  - Hardware malfunctions, power failures, etc.


# Exceptions, Interrupts, Faults, Traps, Checks, etc.

- Three possible dimensions:
  - Synchronous or asynchronous
    - Related to a given instruction with some specific data or external?
  - User requested or coerced
    - Software interrupts?
  - Resume or terminate
    - Possibility of resuming the execution after exception?
- Some choices are a matter of policy (e.g., OS):
  - Switch off system if power failure
    - Disk state is clean but current work lost
  - "Hibernate" system if power failure
    - Disk state is clean and session is preserved, but is there time?!

## A Possible Classification of Exceptions

Туре	Synchronous?	Coerced?	Resume?
I/O request	Asynchronous	Coerced	Resume
Invoke OS	Synchronous	User requested	Resume
Trace instruction	Synchronous	User requested	Resume
Breakpoint	Synchronous	User requested	Resume
Page fault	Synchronous	Coerced	Resume
Misaligned access	Synchronous	Coerced	Resume
Memory protection violation	Synchronous	Coerced	Terminate
Bus error	Synchronous	Coerced	Terminate
Arithmetic fault	Synchronous	Coerced	Terminate
Undefined instruction	Synchronous	Coerced	Terminate
Hardware malfunction	Asynchronous	Coerced	Terminate
Power failure	Asynchronous	Coerced	Terminate

## Watchpoint



## **Raising Exceptions**


- The address of the current or next instruction must be saved somewhere, but it cannot be in ra (or where the ordinary return is saved) → Where?
  - A "(next) PC at the time of the exception" or Exception PC (EPC) register
  - We need a special instruction or procedure to return using the EPC
- There are many causes possible now → What happened?
  - One handler address and cause register
  - A vector of handlers, one per cause
- A nested interrupt/exception may appear while handling one → What happens?
  - Disable the ones that can be disabled (e.g., interrupts)
  - Avoid those that cannot (e.g., divide by zero or undefined instruction)

### **Assessing the Position of Exception**

- For asynchronous exceptions
  - What is the **next instruction** to execute?
- For synchronous exceptions
  - What is the instruction that faulted?
    - We will restart from that one if we want to correct something and retry (e.g., invoking the OS, see later)
    - We will restart from the next one if we implement the functionality otherwise (e.g., undefined instruction emulated in software)
- Various solutions
  - Reserve a dedicated ordinary register for EPC (e.g., Nios II)
  - Place EPC on the stack (e.g., x86)
  - Have a set of special registers dedicated to exception handling and special instructions to access them (e.g., MIPS, RISC-V)

## **Assessing the Cause of Exception**

- How is the control passed to the handler?
  - Single handler with cause register (e.g., RISC-V, MIPS)
    - Processor executes a jump to a fixed address
    - Handler does the dispatching in software by reading a special cause register
  - Vector of handler addresses (e.g., RISC-V, 68k)
    - Processor executes a jump to mem[Exception Vector Address + (4 × Exception Number)]
  - Vector of handlers (e.g., PA-RISC 2.0, SPARC)
    - Processor executes a jump to Exception Vector Address + (32 × Exception Number)



## RISC-V Machine-Mode Exception Handling

Control and Status Registers (CSRs)

Name	31	30 12	11	10 8	7	6 4	3	2	1	0
mstatus		rese	rved	MPIE	reserved	MIE	7	reserved		
mie	reserve	ed	MEIE	reserved	MTIE		reserved			
mip	reserve	ed	MEIP	reserved	MTIP	reserved				
mtvec	BASE					MODI	$\overline{\mathbb{T}}$			
mepc	MEPC									
mcause	Interrupt Exception Code									

Instructions to access the special registers

A special **ret** 

Instruction		iction	Pseudocode	Meaning		
	csrrw	rd, csr, rs1	$\mathtt{rd} \leftarrow \mathtt{csr};  \mathtt{csr} \leftarrow \mathtt{rs1}$	Read/Write CSR		
	csrrs	rd, csr, rs1	$\mathtt{rd} \leftarrow \mathtt{csr};  \mathtt{csr} \leftarrow \mathtt{csr} \mid \mathtt{rs1}$	Read/Set Bits CSR		
	csrrc	rd, csr, rs1	$\mathtt{rd} \leftarrow \mathtt{csr}; \ \mathtt{csr} \leftarrow \mathtt{csr} \ \& \ (\sim \mathtt{rs1})$	Read/Clear Bits CSR		
	csrrwi	rd, csr, imm	$\mathtt{rd} \leftarrow \mathtt{csr}; \ \mathtt{csr} \leftarrow \mathtt{zext}(\mathtt{uimm})$	Read/Write CSR immediate		
	csrrsi	rd, csr, imm	$\mathtt{rd} \leftarrow \mathtt{csr}; \ \mathtt{csr} \leftarrow \mathtt{csr} \mid \mathrm{zext}(\mathtt{uimm})$	Read/Set Bits CSR immediate		
	csrrci	$\mathrm{rd},\mathrm{csr},\mathrm{imm}$	$\mathtt{rd} \leftarrow \mathtt{csr};  \mathtt{csr} \leftarrow \mathtt{csr}  \&  (\sim \mathtt{zext}(\mathtt{uimm}))$	Read/Clear Bits CSR immediate		
	mret		$\texttt{mstatus.MIE} \leftarrow \texttt{mstatus.MPIE}$	Return from M-Mode		
			$\texttt{mstatus.MPIE} \leftarrow 1$			
			$\mathtt{pc} \leftarrow \mathtt{mepc}$			

## RISC-V Machine-Mode Exception Handling

#### **Pseudoinstructions:**

	csrr rd, csr	csrrs rd, csr, x0	Read CSR
	csrw csr, rs	csrrw x0, csr, rs	Write CSR
	csrs csr, rs	csrrs x0, csr, rs	Set bits in CSR
	csrc csr, rs	csrrc x0, csr, rs	Clear bits in CSR
-	csrwi csr, imm	csrrwi x0, csr, imm	Write CSR, immediate
	csrsi csr, imm	csrrsi x0, csr, imm	Set bits in CSR, immediate
_	csrci csr, imm	csrrci x0, csr, imm	Clear bits in CSR, immediate


Simply read and write csr

## RISC-V Machine-Mode Exception Handling

- mtvec (Machine Trap Vector) <</li>
  - → holds the address the processor jumps to when an exception occurs
- mepc (Machine Exception PC)
  - > points to the instruction where the exception occurred (not executed)
- mcause (Machine Exception Cause)
  - → indicates which exception occurred

Often just a **constant value** to jump to, but it could implement vectored interrupts

## RISC-V Interrupt and Exception Codes



### Possible Undefined Instruction Handler

```
# Save all registers but sp (leaving space in memory so that it is a regular array)
handler:
          addi sp, sp, -128
                x0, 0(sp)
                x1, 4(sp)
                x3, 12(sp)
             ... etc. ...
                                                                                                              Read the exception cause in mcause
                x31, 124(sp)
          csrr a1, mcause
                                     # Read exception cause
                                     # Branch if not an exception (MSB = 1, looks like a negative number...)
          bltz a1, interrupt
                                                                                                         Read the EPC in mepc
                a2, 2
                                     # a2 = illegal instruction cause
                a1, a2, otherExcp
                                     # Branch if not an illegal instruction exception
          csrr t0, mepc
                                     # Load the current faulting instruction address
                a0, 0(t0)
                                     # Read the faulty instruction
                                     # Gets a0 = instruction; returns a0 = 0 if it cannot be emulated or a0 = operation, a1, a2, and a3 = index of rs1, rs2, and rd
                decodeInst
          begz a0, undefinedInst
                                     # Branch if really undefined and not possible to emulate
                s0, a3
                                     # Save index of rd
                                     # Read from the stack the content of the original registers pointed by a1 and a2 into a1 and a2 ("read the source registers")
             ... etc. ...
                                     # Gets a0 = operation, a1, a2 = operands; returns a0 = FP result
                emulateInst
             ... etc. ...
                                     # Write a0 on the stack into original register pointed by s0 ("write the destination register")
                                     # Restore all registers but zero and sp
                x1, 4(sp)
                                                                                                                    Adjust the mepc to execute the
             ... etc. ...
                x31, 124(sp)
                                                                                                              instruction following the faulty one next
          addi sp, sp, 128
          csrr t0, mepc
                                     # Load the current faulting instruction address
                                     # Increment to point to the next instruction (4 bytes for RV32/RV64)
          addi t0, t0, 4
                                                                                                             Use mret to return
                                     # Write the updated value back to me
          csrw mepc, t0
```

## RISC-V Machine-Mode Interrupt Handling

#### **mie** (Machine Interrupt Enable)

- → lists which interrupts the processor can take and which it must ignore
  - MEIE: Interrupt-enable bit for machine-level external interrupts
  - MTIE: Interrupt-enable bit for machine timer interrupts

#### mip (Machine Interrupt Pending)

- → lists the interrupts currently pending
  - MEIP: Interrupt-pending bit for machine-level external interrupts
  - MTIP: Interrupt-pending bit for machine timer interrupts


#### mstatus (Machine Status)

- → holds the **global interrupt enable**, along with other state
  - MIE: Interrupts are globally enabled when MIE = 1 and globally disabled when MIE = 0.
  - MPIE: MPIE holds the value of MIE prior to the trap.


mstatus	rese	MPIE	reserved	MIE	reserved		
mie	reserved	MEIE	reserved	MTIE	reserved		
mip	reserved	MEIP	reserved	MTIP	reserved		

The subset we use in **CS-200** 

Remember?



### **Stack-Full Detection?**



## Writing Handlers Is Very Very Tricky!

- Notice the problem of writing the handler for the above: we cannot use the stack!
- In general, one cannot touch any register and, maybe, one cannot touch the stack...
- Various solutions:
  - Reserved ordinary registers as in MIPS (\$k0 and \$k1)
  - Shadow registers in old processors (early x86 and before)
  - Automatic switch to a known safe stack in x86


#### RISC-V solution is one dedicated CSR:

- mscratch (Machine Scratch) [not represented in the slide above]
  - → holds one word of data for **temporary storage**
- Can be used to store a pointer to an empty region of memory or to a known safe stack

## Speaking of the Stack...

```
funct:
funct:
           addi
                 sp, sp, -12
                                                                       SW
                 ra, 0(sp)
                                                                             s0, -8/
                                                                       SW
           SW
                s0, 4(sp)
                                                                             s1,
                                                                       SW
           SW
                                                                      addi
                s1, 8(sp)
                                                                            sp
           SW
                                                                           etc. ...
              ... etc. ...
                                                                                sp, 12
           lw
                 ra, 0(sp)
                                                                             ra, 12(sp)
                s0, 4(sp)
                                                                       lw
                 s1, 8(sp)
                                                                             s0, -8(sp)
           1w
                                                                       lw
                                                                             s1, -4(s
           addi
                                                                      1w
                 sp, sp, 12
                                                                      ret
           ret
```

## **Protection: I/Os Are Not for Everyone!**



## **Levels of Privilege = Processor Modes**

- 1. Distinguish at least two processor modes:
  - User mode for the user's programs
  - Kernel, Supervisor, Executive, etc. for the OS (kernel)
  - RISC-V has up to three: Machine, Supervisor, User
- 2. Have a part of the processor state readable by all, but only writable with highest levels of privilege; at least a
  - Current mode register
  - Other configuration registers (we will see some when discussing the Memory Hierarchy...)
- Methods to switch mode back and forth
  - (i) A dedicated instruction to trigger a software exception and (ii) an instruction to reset
  - RISC-V has ecall (system call) and mret/sret (return from exception)

### **Processor Tasks on Exception**

- What the processor should or could do when an exception is raised (depending on processors and types of exceptions):
  - 1. Mask further interrupts
  - Save EPC
  - 3. Save information on the reason for the exception
  - 4. Modify privilege level (exception handlers run in some privileged mode)
  - 5. Free up some registers (e.g., copying them to shadow registers, where supported)
  - 6. Jump to the handler
- Most or all of these tasks are reverted implicitly with special instructions on exit
  - mret in RISC-V reverts the privilege level and the interrupt enable
- Some have to be reverted explicitly by the handler
  - Programmers may want to unmask further interrupts as soon as it is safe

#### **Priorities**

- We have seen that hardware interrupt controllers can help managing priorities (which interrupt is more urgent to serve?)
- Yet, this only affects the order IRQs are presented to the processor. But we
  may also want to serve a high-priority interrupt while serving a lowerpriority one
- Alas, there is only one mepc and mcause register, and this is why, as soon as the processor takes an interrupt, it must disable further interrupts
- What can we do?
  - Save critical information about the interrupt (mepc, mcause, mstatus) on some safe stack, so that CSRs can be overwritten by further interrupts
  - Manually reenable interrupts (mstatus) without returning from the handler


## Writing Handlers Is Very Very Tricky!

- Writing exception handlers is a difficult task!
  - Maybe the stack cannot be used (e.g., the exception results from a stack overflow)
  - Maybe the exception handler cannot be interrupted (e.g., the handler uses static locations to save data including mscratch and is therefore a nonreentrant procedure)
  - Maybe the system cannot withstand not serving interrupts for a long time (e.g., I/Os buffers fill up)
- Buggy device drivers from vendors of peripherals (invoked by the interrupt handler of the operating system and running in some privileged mode) are often responsible for operating system instability
  - This is why Microsoft formally verifies and certifies device drivers

### **Processor Design Issues with Exceptions**

- Handling exceptions is one of the biggest challenges of high-performance processor design
- Great difficulties in determining the exact state of execution and supporting a precise restart mechanism
- Older processors did not support at all precise exceptions—every exception was a terminating one, and thus things were easy
- More later in CS-200 and in elective courses...

## **Back to Our A/D Converter**




# Example: Better A/D Converter Interface


- Improve the interface to the A/D converter so that:
  - Any access (R or W) to address **0xFFFFF0** starts a new conversion
  - Upon completion, the A/D converter raises an interrupt through the appropriate interrupt request signal of the processor
  - The result of the conversion can be read by the processor at address 0xFFFFF8

## **Example: Simple IREQ and IACK Mechanism**


- Suppose that our 8-bit processor has an internal interrupt controller with various IREQ/IACK signal pairs for I/O interrupt requests
- We have been assigned for our ADC these:
  - IREQ3: input; dedicated to our peripheral to request attention
  - IACK3: output; used by the processor to signal to our peripheral that the request is acknowledged and is being served




## I/O Interrupts



#### **Circuit with IREQ/IACK**



## A Better A/D Converter Interface



## A/D Converter: startADC

**Software:** handler

## A/D Converter: handler

```
handler:
          addi sp, sp, -120
                                        # Save <u>all</u> registers but zero and sp
               x1, 0(sp)
                x3, 4(sp)
             ... etc. ...
                x31, 116(sp)
                              # Read exception cause
          csrr s0, mcause
                                       # Branch if not an interrupt (MSB = 0, looks like zero or a positive number...)
          bgez s0, handleExceptions
          slli s0, s0, 1
                                        # Get rid of the MSB of s0, so that what is left is the cause
          srli s0, s0, 1
                        # s1 = external interrupt cause
          li 
                s1, 11
               s1, s2, handleOtherInts # Branch if not an external interrupt
          ial
              readADC
                                        # Returns a0 = ADC result
          jal insertIntoBuffer
                                        # Gets a0 = value to add to a circular buffer
          lw x1, \theta(sp)
                                        # Restore all registers but zero and sp
restore:
                x3, 4(sp)
             ... etc. ...
                x31, 116(sp)
          addi sp, sp, 120
          mret
```

## A/D Converter: readADC

```
readADC: li t0, 0xfffff0 # t0 = 0xfffff0
lw a0, 8(t0) # get ADC data output
ret
```

## A/D Converter: insertIntoBuffer

```
.section .data
                                                         # Define buffer size (must be a power of two)
                           bufferSize, 1024
                     .equ
                                                         # Compute the total size in bytes for the buffer
                           bufferBytes, bufferSize * 4
                    .egu
bufferPointer:
                    .word 0
                                                         # Initialize the pointer to index 0
buffer:
                    .space bufferBytes
                                                         # Allocate space for bufferSize * wordSize bytes
.section .text
insertIntoBuffer:
                                                         # Load address of bufferPointer into t0
                    la
                          t0, bufferPointer
                    lw
                          t1, 0(t0)
                                                         # Load current buffer pointer into t1
                          t2, buffer
                                                         # Load base address of the buffer into t2
                    slli
                          t3, t1, 2
                                                         # Multiply buffer pointer (t1) by 4 to get byte offset
                    add
                          t4, t2, t3
                                                         # Add offset to buffer base address (= next word)
                           a0, 0(t4)
                                                         # Store a0 into buffer at calculated position
                    SW
                    addi
                          t1, t1, 1
                                                         # Increment buffer pointer by 1
                    li 
                          t5, bufferSize - 1
                                                         # Load bufferSize - 1 into t5 (mask for power of 2)
                           t1, t1, t5
                                                         # Apply bitwise AND to wrap around
                    and
                           t1, 0(t0)
                                                         # Store updated buffer pointer
                    SW
```

### References

- Patterson & Hennessy, COD RISC-V Edition
  - Chapter 4; Section 4.10 only until p. 335.
  - Chapter 5; Section 5.10 only bottom of p. 458 and bottom of p. 460, and Section 5.14 (not the fence stuff).