CS-200 Computer Architecture


Part 4d. Instruction Level Parallelism Dynamic Scheduling

Paolo lenne

<paolo.ienne@epfl.ch>

Starting Point (Programmer Model)


Sequential multicycle processor




- The processing of each instruction individually as been squeezed as much as possible to make execution as fast as possible
- What's next?!

Pipelined Processor

• For instance, 5-stage pipeline with all forwarding paths ($E \rightarrow E$, $M \rightarrow E$, and $W \rightarrow D$) typical of MIPS and RISC-V




First Step: Pipelining



 Simplest form of Instruction Level Parallelism (ILP): several instructions are now executed at once

ILP So Far...



Simple Pipelining

- Scope for parallelism is limited:
 - Data hazards limit the usability of the pipeline
 - Whenever the next instruction cannot be executed, the pipeline is stalled and no new useful work is done until the "problem" is solved (e.g., cache miss)
 - Control hazards limit the usability of the pipeline
 - Must squash fetched and decoded instruction following a branch
- Rigid sequencing
 - Special "slots" for everything even if sometimes useless (e.g., M)
 - Every instruction must be coerced to the same framework (floating point vs. integer?)
 - Structural hazards avoided "by construction"

Dynamic Scheduling: The Idea

• Extend the scope to extract parallelism:

Any long-running instruction

```
divd $f0, $f2, $f4
addd $f10, $f0, $f8
subd $f12, $f8, $f14
```

- Why not to execute subd while addd waits for the result of divd?
- Relax a fundamental rule: instructions can be executed out of program order! (but the result must still be correct...)

Break the Rigidity of the Basic Pipelining


- Continue fetching and decoding even and especially if one cannot execute previous instructions
- Keep writeback waiting if there is a structural hazard, without slowing down execution

Solution: Split the tasks in independent units/pipelines

Fetch and Decode
Execute
Writeback

• Clearly, results will also out-of-order (OOO)...

Dynamically Scheduled Processor



Problems to Solve

Structural Hazards

- Are the required resources available?
- New problem: previously handled by rigid pipeline

RAW Data Hazards


- Are the operands ready to start execution?
- Old problem

WAR and WAW Data Hazards

- The new data overwrite something which is still required?
- WAW is a completely new problem—impossible before; WAR often cannot occur

Reservation Stations

A reservation station checks that the operands are available (RAW) and that the Execution Unit is free
(Structural Hazard), then starts execution



Reservation Stations

Fetch&Decode Unit and Register File

(1) Fetched operation descriptions and(2a) known operands (from RF)or (2b) source-operation tags

All Execution Units

(1) Tags of the executed operations and (2) corresponding results



Reservation Station



Dependent Execution Unit

(1) Description of operations ready to execute with (2) corresponding tags and (3) operands

Problems to Solve

Structural Hazards

- Are the required resources available?
- New problem: previously handled by rigid pipeline

RAW Data Hazards

- Are the operands ready to start execution?
- Old problem


WAR and WAW Data Hazards

- The new data overwrite something which is still required?
- WAW is a completely new problem—impossible before; WAR often cannot occur

WAR and WAW Data Dependences




- addd has a RAW dependence on divd
- subd has a WAR dependence on addd
- adddi has a WAW dependence on divd




In-order Completion

Simple pipelines have no WAR and WAW hazards by construction



Out-of-order Completion


Dynamic pipelines may create WAW hazards



Register Renaming

- WAW and WAR dependences are also called name
 dependences: they do not carry a value between to instructions
- Often created by compilers to reuse the same registers
- Can be removed by avoiding the use of the same "name"
 rename the destination register whenever a new value is created
- Both the compiler (statically) and the processor (dynamically) can do that


Register Renaming



Reservation Stations

- Unavailable operands are identified by the name of the reservation station in charge of the originating instruction
- Implicit register renaming, thus removing WAR and WAW hazards
- New results are seen at their inputs through special result bus(es)
- Writeback into the registers can be done in-order or, to some extent, outof-order

Dynamically Scheduled Processor



Out-of-order Commitment and Exceptions

- Exception handlers should know exactly where a problem has occurred, especially for nonterminating exceptions (e.g., page fault)
- Of course, one assumes that everything before the faulty instruction was executed and everything after was not
- With dynamic execution it might no longer be true...

A Problem with Exceptions...

Precise exceptions

 Reordering at commit; user view is that of a fully in-order processor

Imprecise exceptions

- No reordering; out-of-order completion visible to the user
- The OS/programmer must be aware of the problem and take appropriate action (e.g., execute again the complete subroutine where the problem occurred)

Generally **unacceptable** in contemporary systems (e.g., virtual memory, I/O interrupts, unsupported instructions)

andi addi srl lw andi addi addi

```
andi
andi
addi
srl
lw
andi
addi
addi
```

Precise


```
$t4, $t2, 0xff
$t5, $t4, 0xff
$v0, $t5, 1
$t2, $t2, 8
$t3, 8($t6)
$t4, $t3, 3
$t0, $t0, 4
$t1, $t1, 4
```

Imprecise

```
$t4, $t2, 0xff
$t5, $t4, 0xff
$v0, $t5, 1
$t2, $t2, 8
$t3, 8($t6)
$t4, $t3, 3
$t0, $t0, 4
$t1, $t1, 4
```

Reordering Instructions at Writeback

Needs a reorder buffer in the Commit Unit



Reorder Buffer

Fetch&Decode Unit

(1) Fetched-operation tags in original order, (2) destination register or address, and (3) PC

All Execution Units

(1) Tags of the executed operations and (2) corresponding results




Commit Unit (Reorder Buffer)




Register File and Memory

For each instruction, in the original fetch order, (1) destination register or address and (2) value to write

Fetching and Decoding Instructions



Dynamically Scheduled Processor



Problems to Solve

Structural Hazards

- Are the required resources available?
- New problem: previously handled by rigid pipeline

RAW Data Hazards

- Are the operands ready to start execution?
- Old problem

WAR and WAW Data Hazards


- The new data overwrite something which is still required?
- WAW is a completely new problem—impossible before; WAR often cannot occur



Committing Instructions (1/4)


E	хср	t. PC	Tag	Registe	r Address	Value	_
	0						
	0						
	0	0x1000 0004		\$f3		0x627f ba5a	head
	0	0x1000 0008	MEM1		0xa87f b351	???	
	0	0x1000 000c	MUL2	\$f5		???	
	0	0x1000 0010		\$f3		0xa2cd 374f	
	0	0x1000 0014	МЕМ3		0x3746 09fa	???	
tail	0						

Committing Instructions (2/4)




Wait until the oldest instruction has its result

Committing Instructions (3/4)



Write 0x98cd76a2 to memory location 0xa87fb351

Committing Instructions (4/4)



Reordering and Precise Exceptions

How does this help with exceptions?

- When a synchronous exception happens, we do not report it but we mark the entry corresponding to the instruction which caused the exception in the ROB
- When we would be ready to commit the instruction, we raise the exception instead
- We also trash the content of the ROB and of all RSs

Reporting Exceptions (1/3)

E	xcp	t. PC	Tag	Registe	r Address	Value	
	0						
	0						
	0	0x1000 0004		\$ f 3		0x627f ba5a	head
(1	0x1000 0008	MEM1		0xa87f b351	???	
	D	0x1000 000c	MUL2	\$ f 5		???	
	0	0x1000 0010		\$ f 3		0xa2cd 374f	
	0	0x1000 0014	МЕМ3		0x3746 09fa	???	
tail	0						


The store **MEM1** results in a *TLB Miss* → We simply **record it**

Reporting Exceptions (2/3)

	Excp	t. PC	Tag	Registe	r Address	Value	
	0						
	0						
	0	0x1000 0004		\$ f 3		0x627f ba5a	head
	1	0x1000 0008	MEM1		0xa87f b351	???	
	0	0x1000 000c	MUL2	\$ f 5		???	
	0	0x1000 0010		\$ f 3		0xa2cd 374f	
	0	0x1000 0014	МЕМ3		0x3746 09fa	???	
tail	→ 0						

Write 0x627fba5a to register \$f3 as if nothing happened


Reporting Exceptions (3/3)



Now raise the *TLB Miss* exception in the instruction at location **0x10000008**

Reservation Stations

• A reservation station checks that the operands are available (RAW) and that the Execution Unit is free (Structural Hazard), then starts execution



Decoding and Dependences

When decoding an instruction, we are supposed to put, for each operand, either a tag or a value in the corresponding reservation station—but how do we know if we can read the register file, for instance?!


The Reorder Buffer (ROB) knows of all instructions not yet committed and of their destination registers

Possible situations:

- No dependence

 Read the value from the RF
- Dependence from an ongoing instruction
 - If the value is already computed → Get the value from the ROB
 - If the value is not yet computed → Get the tag from the ROB


No Dependence



Looking for **\$f1**?

No ongoing instruction will produce it, hence it is safe to read it from the Register File


Dependence and Value in the ROB



Looking for **\$f2**?

An ongoing instruction has produced it, hence we should read 0x627fba5a from the ROB


Dependence and Tag in the ROB



Looking for \$f5?

An ongoing instruction will produce it, hence we need to use tag MUL2 as found in the ROB

Multiple Dependences?



Looking for **\$f3**?

Two ongoing instructions produce it and it is the **most recent** one which matters (**ALU3**)

Dependences through Memory

The way we detect and resolve dependences through memory (a store at some address and a subsequent load from the same address) is the same as for registers

For every load, check the ROB:


- a) If there is **no store to the same address** in the ROB, get the value from memory (i.e., from the cache)
- b) If there is a **store to the same address** in the ROB, either get the value (if ready) or the tag

but there is an additional situation now


c) If there is a store to an unknown address in the ROB or if the address of the load is unknown, wait!

Load-Store Queues

In practice, the memory part of the ROB is implemented separately and is called a Load-Store Queue (in turn, usually implemented as a Load and a Store queues)




Second Step: Dynamic Scheduling



The ability to reorder instructions unlocks a tangible amount of ILP

Summary: ILP So Far...



References

- Patterson & Hennessy, COD RISC-V Edition
 - Section 4.11 (in particular "Dynamic Multiple-Issue Processors")