
CS-200 Computer Architecture

Part 2b. Processor, I/Os, and Exceptions Interrupts

Paolo lenne <paolo.ienne@epfl.ch>


I/O Polling

How do we know if a peripheral has data for us (key pressed, packet arrived, etc.)?



 Very expensive: if the device is fast and requires immediate action, the processor must spend too much time to check frequently

Idea: don't check peripherals all the time, have them "ask" for attention




Seen This Already in Some Languages?

- Many names for similar mechanisms:
 - Callbacks, Action or Event Listeners, Signals, Promises, Futures,
 Hooks...
- But there are compilers and interpreters in the picture!
- Not anymore here...

How?!


The Basic Idea of I/O Interrupts



- Several issues to take care of and behaviours to define:
 - Need to know who needs attention—we do not have only one peripheral
 - After interrupt, the software checks all peripherals in turn (polling), or
 - I/O peripheral sends identification
 - Different priorities need to be expressed—some peripheral can wait long, some cannot
 - Impact on current execution: Current instruction(s) can complete?
 One? Five? Twenty? What happens of the program that was executing?!


Example sequence:

- 1. Peripheral asks for attention through IREQ
- 2. Processor signals when it is ready to serve the peripheral through IACK ("acknowledges" the interrupt)
- 3. Peripheral signals its identity
- 4. Processor takes appropriate action—transfer control to the appropriate Exception Handler
- 5. Processor reverts to the interrupted task



I/O Interrupt Priorities


- Daisy Chain Arbitration is one of the simplest methods
 - Anyone places request (IREQ, Request)
 - Acknowledge line (IACK, Grant) passed from one device to the next
 - Device which wants access, intercepts the signal and hides it from successive devices
 - Simple but (1) slow and (2) hard priorities



I/O Interrupt Priorities

- More sophisticated methods involve special hardware
- An interrupt controller may be expected to
 - Propagate only one IREQ at a time to the processor
 - Select the one with highest fixed priority
 - Select the one with equal priority which has been served last
 - Propagate the returned IACK to the appropriate peripheral
 - Inhibit certain devices from sending IREQs
 - Allow nesting, that is higher priority IREQ to propagate while lower priority interrupts are being served


I/O Interrupt Controller





- Interrupts save the processor from continuously checking the I/O devices
- Yet, the processor may still waste a large share of its time transferring large chunks of data to and from high-throughput peripherals (e.g., disks, network)
- Idea: let's have a special peripheral perform the needed data transfers from and to memory (R/W) and free the processor to continue computation


Direct Memory Access

Interrupt request














Maybe 1,000,000×...













Direct Memory Access (DMA) ...and regains it when the The processor will need to DMA sends an interrupt relinquish control of the bus... **DMA** from **IRQs** count Processor Peripheral Memory Peripheral D D D D D



What is (minimally) in a DMA?

- An increment register (how many bytes/words to transfer at a time)
- A couple of address pointers
 (source address pointer and
 destination address pointer),
 incremented by the above
 constant at every transfer
- A counter (total number of bytes/words to transfer)



Example sequence:

- 1. The processor tells the DMA controller (a) which device to access, (b) where to read or write the memory, and (c) the number of bytes to transfer
- 2. The DMA controller becomes bus master and performs the required accesses controlling directly the Address and Control busses
- 3. The DMA controller sends an interrupt to the processor to signal successful completion or errors

Timer

