

CS-200 Computer Architecture

Part 2a. I/Os & Exceptions Multicycle Processor

Paolo lenne <paolo.ienne@epfl.ch>


The Contract between HW and SW






Unified Memory CPU Register ALU MemDataOut File MUX Op **Data** Memory AW Wr AA AB MemDataIn Address Wr Control Logic (Read, Decode, Update PC) MemData Program Address Q MUX Counter (PC) Instruction **Memory**


A Big Finite-State Machine




Single-Cycle Processor



Propagation Time



Increasing the Frequency?




Two-Cycle Processor


Did we gain anything?

1 instruction per cycle at frequency F


1 instruction every **two cycles** at frequency **2F**





Not All Paths Are Born Equal!





And Maybe Memories Are Sequential




















Mealy or Moore?



Building the Circuit




Add Progressively What We Need



Instruction Register to memorize the instruction coming from memory

We will need to **enable** these registers when there is something new to record → we will have the **FSM generate them**


Follow the Functionality




When an instruction arrives into IR, the controller needs to know what it is (the next state depends on it!)

→ connect IR to the controller


I-Type Instructions Need RF and ALU




I-Type Instructions Need RF and ALU




R-Type Instructions Need a Second Operand




U-Type Instructions Write an Immediate




Load and Stores Produce a Memory Address




Loads Write the Read Data into the RF




Stores Send an Operand to Memory




Branches Need to Write an Offset to the PC



jal Needs to Store PC + 4 in the RF



Jumps Need to Write an Address to the PC




Do Not Write Verilog until Done!

- Verilog and VHDL are HDLs


 Hardware Description Languages
- Describe something only when it is perfectly clear:
 - You have drawn a diagram like the one of the previous slide
 - You have clearly identified combinational and sequential blocks
- Always decompose complex sequential blocks
 - Describe only sequential blocks that are simple registers (e.g., IR)
 - Draw hierarchical diagrams until sequential blocks are trivial
- Use a hierarchical approach (much as in programming) and use your diagrams to guide the creation of modules (e.g., PC)

Formal **FSM**


Write Only Simple Stuff



"Open the Box" of Complex Stuff



Detail Complex Combinational Modules



Write Verilog by Sticking to Basic Patterns

Combinational

• always@ (*) is used to describe a block with combinational logic. The * symbol is used in the sensitivity list to trigger the block whenever any of the inputs are changed; therefore, the outputs reflect the inputs change.

Verilog guidelines in Moodle

```
always @ (*)
  begin
    if (a)
      y = ~b;
  else
      y = b;
  end
```

You can write much
more complex
combinational blocks
(e.g., next state in FSMs)...

```
always @ (posedge clk)
  begin
    if (reset == 1)
       q <= 0;
    else if ((enable1 == 1) && (enable2 == 1))
       q <= d;
end</pre>
```


...but this is just about the most complex sequential block you want to write!

(only registers and counters)

Sequential

• always@ (posedge clk) is used to describe a block with sequential logic i.e., has flip-flops. The two keywords posedge and negedge determine whether the active clock edge of the flip-flops is the rising or the falling clock edge respectively.

Three always Blocks per FSM, Always!



References

- Patterson & Hennessy, COD RISC-V Edition
 - Chapter 4; only Section 4.1 to 4.5