# CS-200 Computer Architecture

Part la: Instruction Set Architecture ISA Reminder, Assembly Language, Compilers

Paolo lenne <paolo.ienne@epfl.ch>

#### **High-Level Languages**

```
int data
             = 0x00123456;
                                                   Variables have (hopefully)
int(result) ← 0;
                                                   expressive names
int mask
             = 1;
int count
             = 0;
                                               Variables have types
            = 0;
int temp
int limit
            = 32;
                                            Computation is expressed as
do
                                            math-like formulas
  temp
          = data & mask;
  result = result + temp;
                                        Control flow (e.g., loops) is expressed
            data >> 1;
  data
                                        through intuitive constructs
          = count + 1;
  count
 while (count != limit);
```

#### **High-Level Languages**

```
int data = 0x00123456;
int result = 0;
int mask = 1;
int count = 0;
int temp = 0;
int limit = 32;
do {
 temp = data & mask;
  result = result + temp;
  data = data >> 1;
 count = count + 1;
} while (count != limit);
```


name	value
data	0x00123456
result	0
mask	1
count	
temp	
limit	
•••	
<pre>my_float</pre>	3.141529
a_string	Hello world!
<u> </u>	<b>A</b>






#### **Assembly Language**

```
int data = 0x00123456;
int result = 0;
int mask = 1;
int count = 0;
int temp = 0;
int limit = 32;
do {
 temp = data & mask;
  result = result + temp;
 data = data >> 1;
 count = count + 1;
} while (count != limit);
```



```
li x1, 0x00123456
          li x2, 0
          li x3, 1
          li x4, 0
          li x5, 0
          li x6, 32
          and x5, x1, x3
   loop:
          add x2, x2, x5
          srli x1, x1, 1
          addi x4, x4, 1
          bne x4, x6, loop
10
```

#### **Assembly Language**




## **Assembly Language**

	value
x0	0
<b>x1</b>	0x00123456
x2	0
<b>x</b> 3	1
x4	
•••	
x30	
x31	

Only 32


"variables"



0		li	x1,	0x00123456
1		li	x2,	0
2		li	x3,	1
3		li	x4,	0
4		li	x5,	0
5		li	x6,	32
	loop:	and	x5.	<b>x1</b> , <b>x</b> 3
6	Toob.	and	,,	AI, AJ
7	100р.			x2, x5
	100р.	add	x2,	•
7	100ρ.	add srli	x2, x1,	x2, x5
7	100ρ.	add srli addi	x2, x1, x4,	x2, x5 x1, 1


#### Why?

```
int data = 0x00123456;
int result = 0;
int mask = 1;
int count = 0;
int temp = 0;
int limit = 32;
do {
 temp = data & mask;
  result = result + temp;
 data = data >> 1;
 count = count + 1;
} while (count != limit);
```




```
li x1, 0x00123456
          li
             x2, 0
          li x3, 1
          li x4, 0
          li x5, 0
          li x6, 32
   loop:
          and x5, x1, x3
          add x2, x2, x5
          srli x1, x1, 1
          addi x4, x4, 1
          bne x4, x6, loop
10
```


### Why Did We Do That?!





#### **A Processor: Fetching Instructions**




#### A Processor: Executing Instructions









#### The Five Classic Components of a Computer



#### Joint or Disjoint Program and Data Memories

#### **Harvard Architecture**







# Stored Program Concept: The Key to Computer Science

- Instructions represented as numbers
- Programs are stored in memory and read/written just like data






#### Representing Instructions?




#### **The Encoding Problem**



#### A Possible Encoding...

```
add
     x1, x1, x1
add
     x1, x1, x2
add
     x1, x1, x3
add
     x1, x1, x4
add
    x1, x1, x5
     x1, x1, x1
and
and
     x1, x1, x2
and
     x1, x1, x3
    x1, x1, x4
and
and
    x1, x1, x5
```





```
0000 0000 0000 0000 0000 0000 0000
  0000 0000 0000 0000 0000 0000 0000 0001
  0000 0000 0000 0000 0000 0000 0000 0010
  0000 0000 0000 0000 0000 0000 0000 0011
```


•••


#### What Makes a Good Encoding?


"and x5, x1, x3"
















"and x5, x1, x3"



0000 0000 0011 0000 1111 0100 1011 0011

#### **An Efficient Encoding!**



# **RISC-V Encoding**

Instru	ction	Pseudoco	ode		$\mathbf{T}_{2}$	ype	funct7	funct3	opcod	le	
Shift											
sll	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\ll {\tt rs2}$			R	0x00	0x1	0x33		
slli	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\ll \mathtt{imm}$			I	0x00	0x1	0x13		
srl	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\gg_u$ rs:	2		R	0x00	0x5	0x33		Complete ISA on
srli	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\gg_u$ im	m		I	0x00	0x5	0x13		•
sra	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\gg_s$ rs2	2		R	0x20	0x5	0x33		Moodle!
srai	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\gg_s$ imm	n		I	0x20	0x5	0x13		)
Arithn	metic										
add	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	+rs2			R	0x00	0x0	0x33		
addi	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	+ sext(	(imm)		I		0x0	0x13		
sub	rd,rs1,rs2	$\texttt{rd} \leftarrow \texttt{rs1}$	- rs2			R	0x20	0x0	0x33		
lui	rd,imm	$\mathtt{rd} \leftarrow \mathtt{imm}$	Inctr	uction types							
auipc	rd,imm	$\mathtt{rd} \leftarrow \mathtt{pc}  \text{-}$	111511	uction types							
Logica	al			31 25	24 20	19 1	15 14	12 11	7	6 0	
xor	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	${f R}$	funct7	rs2	rs1	funct	3 n	rd	opcode	Register-Register
xori	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\mathbf{I}$	imm[11:	[0]	rs1	funct	3 n	rd	opcode	Register-Immediate
or	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\mathbf{I}$	funct7	imm[4:0]	rs1	funct	3 n	rd	opcode	Register-Immediate Shift
ori	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\mathbf{S}$	imm[11:5]	rs2	rs1	funct	3 imn	n[4:0]	opcode	Store
and	rd,rs1,rs2	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\mathbf{B}$	imm[12—10:5]	rs2	rs1	funct	$\frac{1}{3}$ $\lim_{n \to \infty} 4$	:1—11]	opcode	Branch
andi	rd,rs1,imm	$\mathtt{rd} \leftarrow \mathtt{rs1}$	$\mathbf{U}$		imm[31:12]	1	<b>_</b>	1	rd	opcode	Upper Immediate
			J	imm[20-	—10:1—11-	<del>-19:1</del>	2]	1	rd	opcode	Jump
			'					•			•


#### **Assemblers**

```
0101 0101 0101 0000 0100 0111 1010 1110
           li
                x1, 0x00123456
           li
                x2, 0
                                           0001 0100 1001 1101 0011 0000 1100 1001
           li
               x3, 1
                                           1101 1100 1101 0110 0000 1101 0001 0111
           li
               x4, 0
                                           0010 0011 1101 0110 0010 0000 0001 1001
               x5, 0
           li
                                           1100 1010 1011 1010 0111 0100 0000 0110
           li
                x6, 32
                                           1111 0010 1001 0011 1001 1110 1001 1101
                                           0011 0000 0010 0111 1111 0000 0100 0011
    loop:
               x5, x1, x3
           and
                                           0111 1001 0101 1101 1000 1000 0111 1011
           add
               x2, x2, x5
           srli x1, x1, 1
                                           1100 1010 1011 0000 0100 0100 0110 0101
           addi x4, x4, 1
                                           0111 1001 0010 0110 0000 0011 0001 0010
                                                          0101 1100 1000 0101 0000
10
           bne x4, x6, loo
                                 A fairly trivial job
```

#### **Compilers**

```
int data = 0x00123456;
                                                 li
                                                    x1, 0x00123456
int result = 0;
                                                li x2, 0
int mask = 1;
                                                li x3, 1
int count = 0;
                                                    x4, 0
                                                li
int temp = 0;
                                                 li x5, 0
int limit = 32;
                                                li x6, 32
do {
                                                 and x5, x1, x3
                                          loop:
       = data & mask;
 temp
                                                 add x2, x2, x5
 result = result + temp;
                                                 srli x1, x1, 1
 data = data >> 1;
                                                 addi x4, x4, 1
  count = count + 1;
                                                 bne x4, x6, loop
} while (count != lim
                        A pretty hard job!...
```


Lab A: Design a Real Game in Assembly!



#### Instruction Set Architecture (ISA)

- Everything one needs to know to program the processor
  - Instructions the processors can execute
  - Registers available, size, etc.
  - Binary encoding of the instructions
- No (direct) details on the processor hardware but strong indirect impact
- Typical example:
  - x86 is a very common ISA introduced by Intel
  - x64 is an extension of x86 introduced by AMD and now supported also by Intel
  - 8086, 80286, 80386, Pentium (Intel) and Athlon (AMD) are old processors conforming to this ISA
  - Xeon, Core i5, i7, i9 (Intel) and EPYC, Ryzen 5, 7, 9 (AMD) are more recent ones

#### ISA Is the Key Abstraction in Computer Systems



#### References

- Patterson & Hennessy, COD RISC-V Edition
  - Chapter 2 and, in particular, Sections 2.1-2.5