


# Computer Organization

Architecture diagrams:



Top module: Simple\_Single\_CPU

Hardware module analysis:

## Decoder:

Every instruction starts with 6-bit opcode. By the table below, Decoder use the six bits to specifies the operation to be performed. In this lab, we can divide into 4 categories.

If these six bits are all zero(R-format), we should use the last six bits to determine which operation need to do.

Reg\_Write=1, if the result need to write back.

ALUSrc\_o=1,if the second operand comes from immediate

Op (31:26)								
28-26 31-29	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
0(000)	R-format	Bltz/gez	Jump	Jal	Beq	Bne	Blez	Bgtz
1(001)	Addi	Addiu	Slti	Sltiu	Andi	Ori	Xori	Lui
2(010)	TLB	FIPt						
3(011)								
4(100)	Lb	Lh	Lwl	Lw	Lbu	Lhu	lwr	
5(101)	Sb	Sh	Swl	Sw			Swr	
6(110)	Lwc0	Lwc1						
7(111)	Swc0	swc1						

### ALU:

Source1 from Register File, Source2 depends on the MUX

With the output of ALUctrl, ALU knows what operation should do.

### ALUctrl:

Use the output of Decoder(ALUOp\_i), if the ALUOp\_i=000, we need to take a closer look at which operation need to be performed.

### MUX\_2to1:


Choose which input should be selected as output.

### Sign\_Extend:

According to the 15<sup>th</sup> bit, replicate the sign bit to the left.


## Finished part:

>>data1



檔案(F)	編輯(E)	格式(O)	檢視(V)	說明
r0=	0			
r1=	10			
r2=	4			
r3=	0			
r4=	0			
r5=	6			
r6=	0			
r7=	0			
r8=	0			
r9=	0			
r10=	0			
r11=	0			
r12=	0			

>>data2



檔案(F)	編輯(E)	格式(O)	檢視(V)	說明
r0=	0			
r1=	1			
r2=	0			
r3=	0			
r4=	0			
r5=	0			
r6=	0			
r7=	14			
r8=	0			
r9=	15			
r10=	0			
r11=	0			
r12=	0			

## Problems you met and solutions:

1.The input and output of each submodule are easy to confuse, so I did it step by step according to the architecture diagram, and took the easily recognizable variable

name.

2. Almost every submodule needs the output of decoder to do their part, so I finished decoder before others.

### **Summary:**

Seemingly complicated structure, it becomes much easier to complete each part separately. As mentioned in lab1, Implementing the design by connecting multiple modules together will reduce the complexity.