
Combinational Logic

Pat Hanrahan

CS448H: Agile Hardware Design Winter 2017


logisim

Logic.circ




Logisim

Xor.circ




Logisim

Three Representations



→ Unique

Many formulas (sum of products, logic minimization)




IceStick


and2.v

xor2.v

Xor2 -> Mux2




Mux4





ice40


Programmable Logic Block (PLB)



Shared Block-Level Controls







LUT4 has 16 entries

lut4.v
and2.v, or2.v, xor2.v

```
// Represent functions as bit patterns
// see lut.py
ZERO = 0b00000000000000000
ONE = 0b11111111111111111
I0 = 0b10101010101010
I1 = 0b1100110011001100
I2 = 0b1111000011110000
I3 = 0b1111111100000000
LUT4(ZERO)(i0,i1,i2,i3)==0
LUT4(ONE)(i0,i1,i2,i3)==1
LUT4(I0)(i0,i1,i2,i3)==i0
LUT4(I0^I1^I2^I3)(i0,i1,i2,i3)==i0^i1^i2^i3
LUT4((\sim I2\&I0)|(I2\&I1)(i0,i1,i2,i3)==i2?i1:i0
```

Combinational Functions

Logic


Arithmetic


Comparisons

Multiplexers


Decoders and Encoders

HalfAdder.circ






Add2.circ



fa.v, add4.v

Shared Block-Level Controls



iceadd4.v


Combinational Logic

Combinational logic is an expression involving (combination of) logic gates

- 1. All gates should have valid inputs
- 2. No cycles

Pure and total function of inputs

Executes continuously and in parallel



SR Flip Flop

