```
1 module Homework_4(
       input logic [31:0] a, b,
        input Logic [1:0] ALUControl, // 00: add, 01: sub, 10: and, 11: or
        output logic [31:0] Result,
        output Logic [3:0] ALUFlags // 3: negative, 2: zero, 1: carry out, 0: overflow
       logic [32:0] res, b_tmp;
            case (ALUControl)
                 2'b00:
                    res = a + b;
                 2'b01:
                    res = a + \{1'b0, \sim b\} + 1;
                 2'b10:
                    res = a & b;
                 2'b11:
                    res = a | b;
       assign Result = res;
      assign ALUFlags[0] = ~ALUControl[1] ? ~(ALUControl[0] ^ a[31] ^ b[31]) & (res[31] ^ a[31]) : 0;
assign ALUFlags[1] = ~ALUControl[1] ? res[32]: 0;
      assign ALUFlags[2] = (Result == 0);
assign ALUFlags[3] = res[31];
```

```
`timescale 1ps/1ps
   module testbench_homework_4();
       logic clk;
       logic [31:0] a, b, Result, ResultExpected;
       Logic [1:0] ALUControl;
       logic [3:0] ALUFlags, ALUFlagsExpected;
       logic [31:0] vectornum, errors;
       Logic [101:0] testvectors[0:1000];
       Homework_4 <u>hw4(</u>
.a(a),
           .b(b),
           .Result(Result),
           .ALUControl(ALUControl),
          .ALUFlags(ALUFlags)
          clk = 1; #5; clk = 0; #5;
          $readmemb("Homework_4.tv", testvectors);
          vectornum = 0; errors = 0;
          #1; {ALUControl, a, b, ResultExpected, ALUFlagsExpected} = testvectors[vectornum];
       always @(negedge clk)
   begin // skip during reset
               if ((Result !== ResultExpected) | (ALUFlags !== ALUFlagsExpected)) begin // check result
                    $display("Error: inputs = %b", {a, b, ALUControl});
$display(" outputs = %b %b (%b %b expected)", Result, ALUFlags, ResultExpected, ALUFlag
   sExpected);
                   errors = errors + 1:
              vectornum = vectornum + 1;
               if (ALUFlagsExpected == 4'bx) begin
                  $display("%d tests completed with %d errors",
                    vectornum, errors);
                   $finish:
```

	Maga																	
dk a b Result																		
🍫 s		- 000000000		10	0000001	(000000ff	(00000000		[00000001	(00000100	) ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( ( (		12345678	(000000000	X ************************************	12345678	(00000000	
<b>у</b> Б		00000000	<b>*</b> (***********************************			(0000000)	(00000000	D)(11111111)	(00000001		D(tttttt)	112345678	(87654321	),,,,,,,,,,		[87654321	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(00000000
Result		(Result)																
n-4 Result		00000000	fffffff	0	0000000	00000100	00000000	00000001	00000000	000000ff	CHITTEE CO.	12345678	02244220	00000000	errerer.	97755779	(ffffffff	00000000
ResultExpected		00000000	rmm	0	0000000	00000100	00000000	00000001	00000000	0000000ff	N fillittiff	12345678	02244220	00000000	THITTING THE	97755779	X <del>mmi</del>	00000000
ALUControl		-00					(01				(10				(11			
ALUFlags		(ALUFlags)																
		0100	1000		110	0000	0110	0000	0110	0010	1000	0000		0100	1000			0100
ALUFlagsExpected		0100	1000		110	0000	0110	0000	0110	0010	1000	0000		0100	1000			0100
vectornum		0 1		2	3	4	5	6	7	18	9	10	11	12	13	14	15	16
Now	160 ps																	