```
1 module arm(input logic
                                  clk, reset,
              output logic
                                  MemWrite,
             output logic [31:0] Adr, WriteData,
             input logic [31:0] ReadData);
    logic [31:0] Instr;
    logic [3:0] ALUFlags;
                 PCWrite, RegWrite, IRWrite;
     Logic
                  AdrSrc;
    logic [1:0] ALUSrcA, ALUSrcB, ImmSrc, ALUControl, ResultSrc, RegSrc; //! Addition of RegSrc
     controller c(clk, reset, Instr[31:12], ALUFlags,
                  PCWrite, MemWrite, RegWrite, IRWrite,
                  AdrSrc, ALUSrcA, ALUSrcB, ResultSrc,
                  ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
    datapath <a href="mailto:dp">dp</a>(clk, reset, Adr, WriteData, ReadData, Instr, ALUFlags,
                PCWrite, RegWrite, IRWrite,
                 AdrSrc, ALUSrcA, ALUSrcB, ResultSrc,
                 ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
```

Addition of a new register RegSrc to control the two multiplexers for RA1 and RA2

```
module controller(input Logic
                                      clk,
                                      reset,
                 input Logic
                 input logic [31:12] Instr,
                 input logic [3:0] ALUFlags,
                              PCWrie.,
MemWrite,
RegWrite,
                 output logic
                 output logic
                 output logic
                 output logic
                                     IRWrite,
                                     AdrSrc,
                 output logic
                 output logic [1:0] ALUSrcA,
                output logic [1:0] ALUSrcB,
                 output logic [1:0] ResultSrc,
                 output logic [1:0] ImmSrc,
                 output logic [1:0] ALUControl,
                 output Logic [1:0] RegSrc); //! Addition of RegSrc
 Logic [1:0] FlagW;
              PCS, NextPC, RegW, MemW;
 Logic
  decode dec(clk, reset, Instr[27:26], Instr[25:20], Instr[15:12],
             FlagW, PCS, NextPC, RegW, MemW,
             IRWrite, AdrSrc, ResultSrc,
             ALUSrcA, ALUSrcB, ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
condlogic cl(clk, reset, Instr[31:28], ALUFlags,
              FlagW, PCS, NextPC, RegW, MemW,
               PCWrite, RegWrite, MemWrite);
```

Addition of this register in the controller

```
module decode(input logic
                                     clk, reset,
                 input logic [1:0] Op,
                  input logic [5:0] Funct,
                 input logic [3:0] Rd,
                 output logic [1:0] FlagW,
                 output logic
                                     PCS, NextPC, RegW, MemW,
                 output logic
                                    IRWrite, AdrSrc,
                 output logic [1:0] ResultSrc, ALUSrcA, ALUSrcB,
                 output logic [1:0] ImmSrc, ALUControl,
                 output logic [1:0] RegSrc); //! Addition of RegSrc
     Logic
                 Branch, ALUOp;
     mainfsm fsm(clk, reset, Op, Funct,
                 IRWrite, AdrSrc,
                 ALUSrcA, ALUSrcB, ResultSrc,
                 NextPC, RegW, MemW, Branch, ALUOp);
       if (ALUOp) begin
         case(Funct[4:1])
             4'b0100: ALUControl = 2'b00; // ADD
             4'b0010: ALUControl = 2'b01; // SUB
             4'b0000: ALUControl = 2'b10; // AND
             4'b1100: ALUControl = 2'b11; // ORR
             default: ALUControl = 2'bx; // unimplemented
         FlagW[1]
                       = Funct[0]; // update N & Z flags if S bit is set
                        = Funct[0] & (ALUControl == 2'b00 | ALUControl == 2'b01);
         FlagW[0]
         ALUControl = 2'b00; // add for non data-processing instructions
                  = 2'b00; // don't update Flags
         FlagW
     assign PCS = ((Rd == 4'b1111) & RegW) | Branch;
     assign RegSrc[0] = (Op == 2'b10); //! Addition of RegSrc
assign RegSrc[1] = (Op == 2'b01); //! Addition of RegSrc
    assign ImmSrc = Op;
```

Addition of the register RegSrc in the decoder and addition of the logic for the register in line 40 & 41

```
1 module datapath(input logic
                                    clk, reset,
                 output logic [31:0] Adr, WriteData,
                 input logic [31:0] ReadData,
                 output logic [31:0] Instr,
                 output logic [3:0] ALUFlags,
                                   PCWrite, RegWrite,
                 input logic
                 logic [31:0] PCNext, PC;
    logic [31:0] ExtImm, SrcA, SrcB, Result;
    logic [31:0] Data, RD1, RD2, A, ALUResult, ALUOut;
    logic [3:0] RA1, RA2;
    flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
     mux2 #(32) adrmux(PC, ALUOut, AdrSrc, Adr);
    flopenr #(32) ir(clk, reset, IRWrite, ReadData, Instr);
    flopr #(32) datareg(clk, reset, ReadData, Data);
    mux2 #(4) muxRA1(Instr[19:16], 4'b1111, RegSrc[0], RA1);
    mux2 #(4) muxRA2(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
               rf(clk, RegWrite, RA1, RA2,
                  Instr[15:12], Result, Result,
    flopr #(32) srcareg(clk, reset, RD1, A);
    flopr #(32) wdreg(clk, reset, RD2, WriteData);
               ext(Instr[23:0], ImmSrc, ExtImm);
    mux3 #(32) srcamux(A, PC, ALUOut, ALUSrcA, SrcA);
    mux3 #(32) srcbmux(WriteData, ExtImm, 32'd4, ALUSrcB, SrcB);
               alu(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
    flopr #(32) aluoutreg(clk, reset, ALUResult, ALUOut);
    mux3 #(32) resmux(ALUOut, Data, ALUResult, ResultSrc, Result);
```

Addition of the register in the datapath and addition of the multiplexer at line 27 and 28

```
module <u>mainfsm(</u>input Logic
input Logic
                                                                    reset,
                            input logic [1:0] input logic [5:0]
                                                                  Funct,
                                                                    IRWrite,
                            output Logic [1:0] ALUSrcA, ALUSrcB, ResultSrc,
                                                                   NextPC, RegW, MemW, Branch, ALUOp);
    typedef enum Logic [3:0] {FETCH, DECODE, MEMADR, MEMRD, MEMNB,
EXECUTER, EXECUTEI, ALUWB, BRANCH, MEMWRITE, // Addition of MEMWRITE and BRANCH
    UNKNOWN} statetype;
    statetype state, nextstate;
    logic [12:0] controls;
    always @(posedge clk or posedge reset)
  if (reset) state <= FETCH;</pre>
       else state <= nextstate;</pre>
     always_comb
casex(state)
                                                             nextstate = DECODE;
           DECODE: case(Op)
                               if (Funct[5]) nextstate = EXECUTEI;
                                              nextstate = EXECUTER;
nextstate = MEMADR;
nextstate = BRANCH; // New Branch
                              2'b01:
                              2'b10:
                                                           nextstate = UNKNOWN;
                                                            nextstate = ALUWB;
nextstate = ALUWB;
          MEMADR: case(Funct[0])
                              1'b1: nextstate = MEMRD;
1'b0: nextstate = MEMWRITE; // New MEMWRITE
                                         nextstate = MEMWB;
nextstate = FETCH;
nextstate = FETCH; // New Branch
nextstate = FETCH;
    always_comb case(state)
      Case(state)

FETCH: controls = 13'b10001_010_01100;

DECODE: controls = 13'b00000_010_01100;

EXECUTER: controls = 13'b00000_000_00001;

EXECUTEI: controls = 13'b00000_000_00001;

ALUWB: controls = 13'b00010_000_00000;

MEMADR: controls = 13'b00000_000_00000;

MEMRD: controls = 13'b00000_100_00000;

MEMWRITE: controls = 13'b00100_100_00000;

MEMWRITE: controls = 13'b00100_100_00000;

MEMWRITE: controls = 13'b00100_010_10010;

MEMWB: controls = 13'b00100_010_10010;

MEMWB: controls = 13'b0010_001_00000;

default: controls = 13'bxxxxx_xxx_xxxx;

endcase
     assign {NextPC, Branch, MemW, RegW, IRWrite,
                AdrSrc, ResultSrc,
                  ALUSrcA, ALUSrcB, ALUOp} = controls;
```

Addition of the cond logic for the Branch and MemWrite instructions

# di * rest 6 Not 6 Not 6 Not 6 Not 6 Not 7 Note 7 Not 8	Maga 6 2 24 e003004 19 0000007 0 e0350004	(00000000 (4 (00000000	14 14 16 16 16 16 16 16 16 16 16 16 16 16 16	78 76 76 8 122 95 95 16 16 16 16 16 16 16 16 16 16 16 16 16	12 (c39)39c (2 18 18 12 18 12		37009 To	00000005	124 16033964 188 (4 1)8 (2 0000007 14983904	29 cessors cessors 8 32 11 32 1e550007	132 156 1-253907 156 175 8 14 25 150 5000000 125 15600000 125	0000c e0538004
Fig. 1. Sept. 1. Sept	775 ps 175	73 p. 75 p.	(3 (3 (3 (3 (3 (3 (3 (3 (3 (3 (3 (3 (3 (0558007	100 pt 10	40	100 pt 10	200 ps. 200 ps. 200 ps. 150 ps	190 m 100 m	160 (e0477002	164 1200 64 1e59370x 164 168 200 119 68 00000007	200 ps 360 ps 1000 56
V ds V rest V cs V rest V cs V All Facilit V ds	1 Mags 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	78 40 20 20 20 20 20 20 20 20 20 20 20 20 20	144 155 165	000000 (e057	8002 X 42 (8 56 X 100000005	9 10 10 10 10 10 10 10 10 10 10 10 10 10	160-177000 1 161-112 112 1 00000005 1 15917000	[e58370bc [64) e59020k8 19 68) 72 200 17 0000	0005 1000	00 ea000001	88 192 1 1689095 1 95 196 225 17 00000007 e5. (c990200)