

```

1 module arm(input Logic      clk, reset,
2             output Logic     MemWrite,
3             output Logic [31:0] Adr, WriteData,
4             input  Logic [31:0] ReadData);
5
6     Logic [31:0] Instr;
7     Logic [3:0] ALUFlags;
8     Logic      PCWrite, RegWrite, IRWrite;
9     Logic      AdrSrc;
10    Logic [1:0] ALUSrcA, ALUSrcB, ImmSrc, ALUControl, ResultSrc, RegSrc; //! Addition of RegSrc
11
12    controller c(clk, reset, Instr[31:12], ALUFlags,
13                PCWrite, MemWrite, RegWrite, IRWrite,
14                AdrSrc, ALUSrcA, ALUSrcB, ResultSrc,
15                ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
16    datapath dp(clk, reset, Adr, WriteData, ReadData, Instr, ALUFlags,
17               PCWrite, RegWrite, IRWrite,
18               AdrSrc, ALUSrcA, ALUSrcB, ResultSrc,
19               ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
20 endmodule
21

```

Addition of a new register RegSrc to control the two multiplexers for RA1 and RA2

```

1 module controller(input Logic      clk,
2                   input Logic      reset,
3                   input Logic [31:12] Instr,
4                   input Logic [3:0] ALUFlags,
5                   output Logic      PCWrite,
6                   output Logic      MemWrite,
7                   output Logic      RegWrite,
8                   output Logic      IRWrite,
9                   output Logic      AdrSrc,
10                  output Logic [1:0] ALUSrcA,
11                  output Logic [1:0] ALUSrcB,
12                  output Logic [1:0] ResultSrc,
13                  output Logic [1:0] ImmSrc,
14                  output Logic [1:0] ALUControl,
15                  output Logic [1:0] RegSrc); //! Addition of RegSrc
16
17    Logic [1:0] FlagW;
18    Logic      PCS, NextPC, RegW, MemW;
19
20    decode dec(clk, reset, Instr[27:26], Instr[25:20], Instr[15:12],
21              FlagW, PCS, NextPC, RegW, MemW,
22              IRWrite, AdrSrc, ResultSrc,
23              ALUSrcA, ALUSrcB, ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
24    condlogic cl(clk, reset, Instr[31:28], ALUFlags,
25                FlagW, PCS, NextPC, RegW, MemW,
26                PCWrite, RegWrite, MemWrite);
27 endmodule

```

Addition of this register in the controller

```

1  module decode(input Logic      clk, reset,
2                input Logic [1:0] Op,
3                input Logic [5:0] Funct,
4                input Logic [3:0] Rd,
5                output Logic [1:0] FlagW,
6                output Logic     PCS, NextPC, RegW, MemW,
7                output Logic     IRWrite, AdrSrc,
8                output Logic [1:0] ResultSrc, ALUSrcA, ALUSrcB,
9                output Logic [1:0] ImmSrc, ALUControl,
10               output Logic [1:0] RegSrc); //! Addition of RegSrc
11
12  Logic      Branch, ALUOp;
13
14  // Main FSM
15  mainfsm fsm(clk, reset, Op, Funct,
16              IRWrite, AdrSrc,
17              ALUSrcA, ALUSrcB, ResultSrc,
18              NextPC, RegW, MemW, Branch, ALUOp);
19
20  always_comb
21  if (ALUOp) begin                                // which Data-processing Instr?
22      case(Funct[4:1])
23          4'b0100: ALUControl = 2'b00; // ADD
24          4'b0010: ALUControl = 2'b01; // SUB
25          4'b0000: ALUControl = 2'b10; // AND
26          4'b1100: ALUControl = 2'b11; // ORR
27          default: ALUControl = 2'bx; // unimplemented
28      endcase
29      FlagW[1]    = Funct[0]; // update N & Z flags if S bit is set
30      FlagW[0]    = Funct[0] & (ALUControl == 2'b00 | ALUControl == 2'b01);
31  end else begin
32      ALUControl = 2'b00; // add for non data-processing instructions
33      FlagW      = 2'b00; // don't update Flags
34  end
35
36  // PC Logic
37  assign PCS = ((Rd == 4'b1111) & RegW) | Branch;
38
39  // Register Logic
40  assign RegSrc[0] = (Op == 2'b10); //! Addition of RegSrc
41  assign RegSrc[1] = (Op == 2'b01); //! Addition of RegSrc
42
43  // Instr Decoder
44  assign ImmSrc    = Op;
45
46  endmodule

```

Addition of the register RegSrc in the decoder and addition of the logic for the register in line 40 & 41

```

1  module datapath(input Logic      clk, reset,
2                  output Logic [31:0] Adr, WriteData,
3                  input  Logic [31:0] ReadData,
4                  output Logic [31:0] Instr,
5                  output Logic [3:0] ALUFlags,
6                  input  Logic      PCWrite, RegWrite,
7                  input  Logic      IRWrite,
8                  input  Logic      AdrSrc,
9                  input  Logic [1:0] ALUSrcA, ALUSrcB, ResultSrc,
10                 input  Logic [1:0] ImmSrc, ALUControl, RegSrc); //! Addition of RegSrc
11
12  Logic [31:0] PCNext, PC;
13  Logic [31:0] ExtImm, SrcA, SrcB, Result;
14  Logic [31:0] Data, RD1, RD2, A, ALUResult, ALUOut;
15  Logic [3:0] RA1, RA2;
16
17  // next PC logic
18  flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
19
20  // memory logic
21  mux2 #(32) adrmux(PC, ALUOut, AdrSrc, Adr);
22  flopenr #(32) ir(clk, reset, IRWrite, ReadData, Instr);
23  flopr  #(32) datareg(clk, reset, ReadData, Data);
24
25  // register file logic
26  // New multiplexers for register source
27  mux2 #(4) muxRA1(Instr[19:16], 4'b1111, RegSrc[0], RA1);
28  mux2 #(4) muxRA2(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
29
30  regfile rf(clk, RegWrite, RA1, RA2,
31             Instr[15:12], Result, Result,
32             RD1, RD2);
33  flopr #(32) srcareg(clk, reset, RD1, A);
34  flopr #(32) wdreg(clk, reset, RD2, WriteData);
35  extend ext(Instr[23:0], ImmSrc, ExtImm);
36
37  // ALU logic
38  mux3 #(32) srcamux(A, PC, ALUOut, ALUSrcA, SrcA);
39  mux3 #(32) srcbmux(WriteData, ExtImm, 32'd4, ALUSrcB, SrcB);
40  alu alu(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
41  flopr #(32) aluoutreg(clk, reset, ALUResult, ALUOut);
42  mux3 #(32) resmux(ALUOut, Data, ALUResult, ResultSrc, Result);
43
44
45  endmodule

```

Addition of the register in the datapath and addition of the multiplexer at line 27 and 28

```

1 module mainfsm(input Logic      clk,
2               input Logic      reset,
3               input Logic [1:0] Op,
4               input Logic [5:0] Funct,
5               output Logic      IRWrite,
6               output Logic      AdrSrc,
7               output Logic [1:0] ALUSrcA, ALUSrcB, ResultSrc,
8               output Logic      NextPC, RegW, MemW, Branch, ALUOp);
9
10 typedef enum Logic [3:0] {FETCH, DECODE, MEMADR, MEMRD, MEMWB,
11 EXECUTER, EXECUTEI, ALUWB, BRANCH, MEMWRITE, // Addition of MEMWRITE and BRANCH
12 UNKNOWN} statetype;
13
14 statetype state, nextstate;
15 Logic [12:0] controls;
16
17 // state register
18 always @(posedge clk or posedge reset)
19     if (reset) state <= FETCH;
20     else state <= nextstate;
21
22
23
24 // next state logic
25 always_comb
26     casex(state)
27         FETCH:                nextstate = DECODE;
28         DECODE: case(Op)
29             2'b00:
30                 if (Funct[5]) nextstate = EXECUTEI;
31                 else          nextstate = EXECUTER;
32             2'b01:            nextstate = MEMADR;
33             2'b10:            nextstate = BRANCH; // New Branch
34             default:          nextstate = UNKNOWN;
35         endcase
36         EXECUTER:              nextstate = ALUWB;
37         EXECUTEI:              nextstate = ALUWB;
38         MEMADR: case(Funct[0])
39             1'b1:              nextstate = MEMRD;
40             1'b0:              nextstate = MEMWRITE; // New MEMWRITE
41         endcase
42         MEMRD:                 nextstate = MEMWB;
43         MEMWRITE:              nextstate = FETCH;
44         BRANCH:                nextstate = FETCH; // New Branch
45         default:               nextstate = FETCH;
46     endcase
47
48 // state-dependent output logic
49 always_comb
50     case(state)
51         FETCH: controls = 13'b10001_010_01100;
52         DECODE: controls = 13'b00000_010_01100;
53         EXECUTER: controls = 13'b00000_000_00001;
54         EXECUTEI: controls = 13'b00000_000_00011;
55         ALUWB:    controls = 13'b00010_000_00000;
56         MEMADR:   controls = 13'b00000_000_00010;
57         MEMRD:    controls = 13'b00000_100_00000;
58         MEMWRITE: controls = 13'b00100_100_00000; // New MEMWRITE
59         BRANCH:   controls = 13'b01000_010_10010; // New Branch
60         MEMWB:    controls = 13'b00010_001_00000;
61         default:  controls = 13'bxxxxx_xxx_xxxxx;
62     endcase
63
64 assign {NextPC, Branch, MemW, RegW, IRWrite,
65        AdrSrc, ResultSrc,
66        ALUSrcA, ALUSrcB, ALUOp} = controls;
67 endmodule

```

Addition of the cond logic for the Branch and MemWrite instructions

