

```

1  module Homework_4(
2      input Logic [31:0] a, b,
3      input Logic [1:0] ALUControl, // 00: add, 01: sub, 10: and, 11: or
4      output Logic [31:0] Result,
5      output Logic [3:0] ALUFlags // 3: negative, 2: zero, 1: carry out, 0: overflow
6  );
7
8      Logic [32:0] res, b_tmp;
9      // assign b_tmp = {1'b0, ~b} + 1;
10
11
12      always_comb begin
13          case (ALUControl)
14              2'b00:
15                  res = a + b;
16              2'b01:
17                  // b_tmp = {1'b0, ~b} + 1;
18                  res = a + {1'b0, ~b} + 1;
19                  // res[32] = b_tmp[32];
20              2'b10:
21                  res = a & b;
22              2'b11:
23                  res = a | b;
24          endcase
25      end
26
27      assign Result = res;
28
29      assign ALUFlags[0] = ~ALUControl[1] ? ~(ALUControl[0] ^ a[31] ^ b[31]) & (res[31] ^ a[31]) : 0;
30      assign ALUFlags[1] = ~ALUControl[1] ? res[32] : 0;
31      assign ALUFlags[2] = (Result == 0);
32      assign ALUFlags[3] = res[31];
33
34  endmodule

```


