


Traditional CPU-Centric MARL Pipeline



PCIe transfers dominate step latency

$$t_{\text{step}} = t_{\text{sim}} + t_{\text{H2D}} + t_{\text{inf}} + t_{\text{D2H}}$$