

### **About this document**

### **Scope and purpose**

AN224414 describes the data transaction sequence using a secure digital high capacity (SDHC) host controller as part of the Traveo™ II Family MCU.

### **Associated Part Family**

**Traveo II Family CYT3/4 Series** 

### **Table of contents**

Abo	out this document	1
Tabl	ole of contents	1
1	Introduction	2
2	Data transaction sequence	3
2.1	Data transaction sequence without DMA	
2.2	Data transaction sequence with single operation DMA (SDMA)	6
2.3	Data transaction sequence with advanced DMA (ADMA)	7
3	Abort transaction sequence	<u>c</u>
3.1	Abort command sequence	
3.2	Asynchronous abort sequence	10
3.3		11
3.4	Reset Command	11
4	Glossary	12
5	Related Documents	
Revi	vision history	14



### Introduction

#### Introduction 1

This application note describes the data and abort transaction sequences using a SDHC host controller for Cypress Traveo II family MCUs. The SDHC host controller allows interfacing embedded multimedia card (eMMC) based memory devices, secure digital (SD) cards, and secure digital input output (SDIO) cards. This application note also describes the transaction sequences with and without Direct Memory Access (DMA) functionality. The initialization sequence is described as part of "SDHC Host Controller" chapter of the Architecture Technical Reference Manual (TRM).

This application note is intended for CYT3/4 series of MCUs. The CYT3 series has one Arm® Cortex®-M7-based CPU (CM7) and one Cortex-M0+-based CPU (CM0+), while the CYT4 series has two CM7 CPUs and one CM0+ CPU.

To understand more about the functionality described and the terminologies used in this application note, see the "SDHC Host Controller" chapter of the Architecture TRM.



### **Data transaction sequence**

#### **Data transaction sequence** 2

Depending on whether DMA is used or not, there are two execution methods. The sequence without using DMA transfer is shown in Figure 1; the sequence with the DMA is shown in Figure 2 and Figure 3.

In addition, the sequences of transfers are classified into the following types according to the number of blocks specified:

### (1) Single-Block Transfer:

The number of blocks is specified to the host controller before the transfer, and is always one.

### (2) Multi-Block Transfer:

The number of blocks is specified to the host controller before the transfer, and shall be one or more.

### (3) Infinite Block Transfer:

The number of blocks is not specified to the host controller before the transfer. This transfer is continued until an abort transaction is performed. This abort transaction is performed by CMD12 in the case of an SD memory card and eMMC, and by CMD52 in the case of an SDIO card.



### **Data transaction sequence**

#### **Data transaction sequence without DMA** 2.1

Figure 1 shows the data transaction sequence without DMA.




Figure 1 **Data transaction sequence without DMA** 



### **Data transaction sequence**

- (1) Configure the following entities:
- (a) Block size register (SDHC\_CORE\_BLOCKSIZE\_R) to the required length of a block.
- (b) Block count register (SDHC\_CORE\_BLOCKCOUNT\_R) to the required data block count.
- (c) Argument register (SDHC\_CORE\_ARGUMENT\_R) to the command argument that is specified in bits 39 to 8 of the command format.
- (d) Transfer mode register (SDHC\_CORE\_XFER\_MODE\_R). The host driver determines the multi / single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If the response check is enabled (RESP\_ERR\_CHK\_ENABLE = '1'), set the response interrupt disable (RES\_INT\_DISABLE) to '1' and select the response type (RESP\_TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (2) Set the command to be executed into the command register (SDHC\_CORE\_CMD\_R).
- (3) If response check is enabled, go to Step (6); else wait for the command complete interrupt.
- (4) Write '1' to clear the command complete bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.CMD\_COMPLETE) of the normal interrupt status register.
- (5) Read the response register (SDHC\_CORE\_RESPXX\_R) to get the necessary response to the command issued.
- (6) If writing to a card, go to Step (7). If reading from a card, go to Step (11).
- (7) Wait for the buffer write ready interrupt.
- (8) Write '1' to clear the buffer write ready bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.BUF\_WR\_READY) of the normal interrupt status register.
- (9) Write the block data (according to the number of bytes specified in Step (1)) to the buffer data port register (SDHC\_CORE\_BUF\_DATA\_R).
- (10) Repeat Step (7) to (9) until all blocks are sent and then go to Step (15).
- (11) Wait for the buffer read ready interrupt.
- (12) Write '1' to clear the buffer read ready bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.BUF\_RD\_READY) of the normal interrupt status register.
- (13) Read the block data (according to the number of bytes specified in Step (1)) from the buffer data port register (SDHC\_CORE\_BUF\_DATA\_R).
- (14) Repeat Step (11) to (13) until all blocks are received, and then go to Step (15).
- (15) If this sequence is for the single- or multi-block transfer, go to Step (16). In the case of the infinite block transfer, go to Step (18).
- (16) Wait for the transfer complete interrupt.
- (17) Write '1' to clear the transfer complete bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE) of the normal interrupt status register.
- (18) Perform the sequence for abort transaction in accordance with the 3 Abort transaction sequence.



### **Data transaction sequence**

### 2.2 Data transaction sequence with single operation DMA (SDMA)

Figure 2 shows the data transaction sequence with SDMA.




Figure 2 Data transaction sequence with SDMA

- (1) Set the data location of the system memory to the SDMA system address register (SDHC\_CORE\_SDMASA\_R) if the host version 4 enable (SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE) = '0' or set to the ADMA system address register (SDHC\_CORE\_ADMA\_SA\_LOW\_R) if the host version 4 enable (SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE) = '1'.
- (2) Configure the following entities:
- (a) Block size register (SDHC\_CORE\_BLOCKSIZE\_R) to the required length of a block.
- (b) Block count register to the required data block count. If SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE = '0' or the 16-bit block count register (SDHC\_CORE\_BLOCKCOUNT\_R) is set to non-zero, the 16-bit block count register is selected. If SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE = '1' and the 16-bit block count register is set to 0x0000, the 32-bit block count register (SDHC\_CORE\_SDMASA\_R) is selected.
- (c) Argument register (SDHC\_CORE\_ARGUMENT\_R) to the command argument that is specified in bits 39 to 8 of the command format.
- (d) Transfer mode register (SDHC\_CORE\_XFER\_MODE\_R). The host driver determines the multi / single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If response check is enabled (RESP\_ERR\_CHK\_ENABLE = '1'), set the response interrupt disable (RES\_INT\_DISABLE) to '1' and select the response type (RESP\_TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (3) Set the command to be executed into the command register (SDHC\_CORE\_CMD\_R).



### **Data transaction sequence**

- (4) If response check is enabled, go to Step (7); else wait for the command complete interrupt.
- (5) Write '1' to clear the command complete bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.CMD\_COMPLETE) of the normal interrupt status register.
- (6) Read the response register (SDHC\_CORE\_RESPXX\_R) to get the necessary response to the command issued.
- (7) Wait for the data transfer complete interrupt (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE) and DMA interrupt (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.DMA\_INTERRUPT).
- (8) If the data transfer complete bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE) is set to '1', go to Step (11); else if the DMA interrupt bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.DMA\_INTERRUPT) is set to '1', go to Step (9). The data transfer complete interrupt has a higher priority than the DMA interrupt.
- (9) Write '1' to clear the DMA interrupt bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.DMA\_INTERUPT) in the normal interrupt status register.
- (10) Update the system address register (SDHC\_CORE\_SDMASA\_R or SDHC\_CORE\_ADMA\_SA\_LOW\_R) and go to Step (7).
- (11) Write '1' to clear the data transfer complete interrupt bit (XFER\_COMPLETE) and the DMA interrupt bit (DMA\_INTERUPT) of the normal interrupt status register (SDHC\_CORE\_NORMAL\_INT\_STAT\_R).

#### 2.3 Data transaction sequence with advanced DMA (ADMA)

Figure 3 shows the data transaction sequence with ADMA.




Figure 3 Data transaction sequence with ADMA



### **Data transaction sequence**

- (1) Create the descriptor table for ADMA in the system memory.
- (2) Set the descriptor address for ADMA in the ADMA system address register (SDHC\_CORE\_ADMA\_SA\_LOW\_R).
- (3) Configure the following entities:
- (a) Block size register (SDHC\_CORE\_BLOCKSIZE\_R) to the required length of a block.
- (b) Block count register to the required data block count. If SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE = '0' or the 16-bit block count register (SDHC\_CORE\_BLOCKCOUNT\_R) is set to non-zero, the 16-bit block count register is selected. If SDHC\_CORE\_HOST\_CTRL2\_R.HOST\_VER4\_ENABLE = '1' and the 16-bit block count register is set to 0x0000, the 32-bit block count register (SDHC\_CORE\_SDMASA\_R) is selected.
- (c) Argument register (SDHC\_CORE\_ARGUMENT\_R) to the command argument that is specified in bits 39 to 8 of the command format.
- (d) Transfer mode register (SDHC\_CORE\_XFER\_MODE\_R). The host driver determines the multi / single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If the response check is enabled (RESP\_ERR\_CHK\_ENABLE = '1'), set the response interrupt disable (RES\_INT\_DISABLE) to '1' and select the response type (RESP\_TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (4) Set the command to be executed into the command register (SDHC\_CORE\_CMD\_R).
- (5) If the response check is enabled, go to Step (8); else wait for the command complete interrupt.
- (6) Write '1' to clear the command complete interrupt bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.CMD\_COMPLETE) of the normal interrupt status register.
- (7) Read the response register (SDHC\_CORE\_RESPXX\_R) to get the necessary response to the issued command.
- (8) Wait for the transfer complete interrupt and ADMA error interrupt.
- (9) If the transfer complete bit is set to '1' (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE), go to Step (10); or else if the ADMA error interrupt bit is set to '1' (SDHC\_CORE\_ERROR\_INT\_STAT\_R.ADMA\_ERR), go to Step (11).
- (10) Write '1' to clear the transfer complete interrupt status bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE) of the normal interrupt status register.
- (11) Write '1' to clear the ADMA error interrupt status bit (SDHC\_CORE\_ERROR\_INT\_STAT\_R.ADMA\_ERR) of the error interrupt status register.
- (12) Abort the ADMA operation. SD card operation should be stopped by issuing the abort command. The host driver can check the ADMA error status register (SDHC\_CORE\_ADMA\_ERR\_STAT\_R) to analyze the generated ADMA error.



### **Abort transaction sequence**

# 3 Abort transaction sequence

An abort transaction is performed by issuing CMD12 for an SD card and CMD52 for SDIO. There are two conditions under which the host driver needs to perform an abort transaction. The first condition is when the host driver wants to stop infinite block transfers and the second one is when the host driver wants to stop the transfers while multiple block transfers are in progress.

There are two methods to issue an abort command: asynchronous and synchronous. In an asynchronous abort sequence, the host driver can issue an abort command at any time unless 'command inhibit' in the present state register is set to '1' (SDHC\_CORE\_PSTATE\_REG.CMD\_INHIBIT). In a synchronous sequence, the host driver will issue an abort command after the data transfer is stopped by setting the stop transaction at the block gap request bit (SDHC\_CORE\_BGAP\_CTRL\_R.STOP\_BG\_REQ) of the block gap control register to '1'.

### 3.1 Abort command sequence

Figure 4 shows the abort command sequence.




Figure 4 Abort command sequence

- (1) Check whether the connected device is SD card or SDIO. Steps (2) to (4) for card abort and Steps (5) to (6) for I/O abort.
- (2) Issue CMD12 for the card abort. If the card is already in transfer state, CMD12 is not accepted; the host driver needs to check the card state in Step (3).
- (3) Issue CMD13 to check the card state after completion of CMD12.
- (4) Check the response, and if the card is in transfer state, abort succeeds. Otherwise, abort fails.
- (5) Issue CMD52 I/O abort with RAW (read after write).
- (6) Check the response. If the SDIO card is in command state, abort succeeds. Otherwise, abort fails.



### **Abort transaction sequence**

#### 3.2 Asynchronous abort sequence

Figure 5 shows the asynchronous abort sequence.




Figure 5 **Asynchronous abort sequence** 

The points highlighted in Figure 5 are described as follows:

- (1) Issue an abort command.
- (2) To discard the data in the host controller buffer, set the software reset for the DAT line (SW\_RST\_DAT) to '1' in the software reset register (SDHC\_CORE\_SW\_RST\_R). If the abort command of Step (1) is completed successfully, the command circuit that is reset by the software reset for the CMD line (SW\_RST\_CMD) in the software reset register (SDHC\_CORE\_SW\_RST\_R) is not needed.
- (3) Wait for completion of all software resets executed in Step (2) which happen when the bits which are set to '1' in Step (2) are cleared to '0'.



### **Abort transaction sequence**

### 3.3 Synchronous abort sequence

**Figure 6** shows the synchronous abort sequence.




Figure 6 Synchronous abort sequence

The points highlighted in the above flowchart are described as follows:

- (1) Set the stop transaction at the block gap request bit (SDHC\_CORE\_BGAP\_CTRL\_R.STOP\_BG\_REQ) of the block gap control register to '1' to stop SD transactions.
- (2) Wait for the transfer complete interrupt.
- (3) Write '1' to clear the transfer complete bit (SDHC\_CORE\_NORMAL\_INT\_STAT\_R.XFER\_COMPLETE) of the normal interrupt status register.
- (4) Issue the abort command. If the SD clock has been stopped to halt the read operation, the host controller provides the SD clock to be able to issue the abort command, but the data circuits including DMA are still stopped.
- (5) To discard the data in the host controller buffer, set the software reset for DAT line (SW\_RST\_DAT) to '1' in the software reset register (SDHC\_CORE\_SW\_RST\_R). If the abort command of Step (4) is completed successfully, the command circuit that is reset by the software reset for the CMD line (SW\_RST\_CMD) in the software reset register (SDHC\_CORE\_SW\_RST\_R) is not needed.
- (6) Wait for completion of all software resets executed in Step (5) until the bits which have been set to '1' in step (5) are cleared to '0'.

### 3.4 Reset Command

The host driver should use a reset command (CMD0) when a communication between host and card is not recovered through the abort transaction. Before issuing a reset command, execute the software reset for the DAT line and the software reset for the CMD line to reset the command and data circuits of the host controller.



### Glossary

### **Glossary** 4

#### Table 1 **Glossary**

Tuble 1 Clossery			
Terms	Description		
ADMA	Advanced DMA		
Auto CMD12	Host Controller function to issue CMD12 automatically to abort multiple-block transfer operation		
Block	Number of bytes, basic data transfer unit		
Block Gap	Period between blocks of data		
CMD	Command		
CMD12	Command to abort multiple-block/infinite-block transfer operation		
DAT	Data bus		
eMMC	embedded Multi-Media Card		
SD	Secure Digital		
SDHC	Secure Digital High Capacity		
SDIO	Secure Digital Input Output		
SDMA	Single Operation DMA		



#### **Related Documents**

#### 5 **Related Documents**

The following are the Traveo™ II family series datasheets and technical reference manuals. Contact **Technical Support** to obtain these documents.

- Device datasheet
  - CYT3BB/4BB Datasheet 32-Bit Arm® Cortex®-M7 Microcontroller Traveo™ II Family
  - CYT4BF Datasheet 32-Bit Arm® Cortex®-M7 Microcontroller Traveo™ II Family
- Body Controller High Family
  - Traveo™ II Automotive Body Controller High Family Architecture Technical Reference Manual (TRM)
  - Traveo™ II Automotive Body Controller High Registers Technical Reference Manual (TRM) for CYT3BB/4BB
  - Traveo™ II Automotive Body Controller High Registers Technical Reference Manual (TRM) for CYT4BF



# **Revision history**

# **Revision history**

Document version	Date of release	Description of changes
**	2019-09-25	New application note.
*A	2020-03-24	Updated Associated Part Family as "Traveo™ II Family CYT3/4 Series".  Changed target part numbers from "CYT4B Series" to "CYT4 Series" in all instances across the document.  Added target part numbers "CYT3 Series" in all instances across the document.
*B	2021-05-17	Updated to Infineon template.

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-05-17 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Go to www.cypress.com/support

Document reference 002-24414 Rev. \*B

### IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contair dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.