



1		2		3		4		5		6		7		8			
Index		01_Revision_History.SchDoc										Revision History					
												Rev.	Rel.	Date	Author	Description	Page(s)
A	Page	Schematics Page Name															
	01	Cover Sheet / Revision History															
	02	OCDS															
	03	Power_a_Connector															
	04	CPU															
	05	Ethernet_Memory_Expansion															
	06																
	07																
	08																
	09																
10																	
AURIX™ Lite Kit V2 [No Variations] V2.0																	
infineon Infineon Technologies AG Infineon Technologies AG Am Campeon 1-15 - 85579 Neubiberg - Germany																	
07/2020																	
LEGAL DISCLAIMER THE INFORMATION GIVEN IN THIS DOCUMENT IS GIVEN FOR ILLUSTRATING PURPOSES ONLY. THE RECIPIENT OF THIS DOCUMENT MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS DOCUMENT.																	
infineon Infineon Technologies AG Infineon Technologies AG Am Campeon 1-15 - 85579 Neubiberg - Germany																	
Title AURIX™ Lite Kit V2 Variant [No Variations] Approved <Appr.> Size: A3 Document Name 01_Revision_History.SchDoc Rel. H.D. Rev. V2.0 Author: H.D. Date: 16.10.2020 Time: 13:19:43 SVN Revision: Not in version control © Infineon Technologies AG 2020. All Rights Reserved. Sheet 1 of 5																	
1		2		3		4		5		6		7		8			



Signal Network Switches



Infineon Technologies AG

Infineon Technologies AG

Am Campeon 1-15 - 85579 Neubiberg - Germany

Title				AURIX™ Lite Kit V2			
Variant				[No Variations]		Approved	
Size:				Document Name		Rel.	
A3				02_OCDS.SchDoc		H.D.	
Author: H.D.				Date: 16.10.2020		Time: 13:19:43	
Date: 16.10.2020				Time: 13:19:43		SVN Revision: Not in version control	
© Infineon Technologies AG 2020. All Rights Reserved.				Sheet 2		of 5	



More




GND




SVN
Reserved.




Analog Circuit of AURIX™




DAP Control of AURIX™



CAN Transceiver




HW Config




04_CPU.SchDoc

Ports of AURIX™


Port 0 GTM/CCU6/ASC/CAN/VADC




Port 2 GPIO/GTM/QSPI/CCU6




Port 10 GPT/GTM/QSPI




Port 11 GTM/QSPI/CCU6/ETH




Port 13 & 14 GTM/I2C0/QSPI2/CAN/CCU6/GPT120




Port 15 GTM/ASC1/QSPI0,2/CAN2/CCU6/I2C0




Port 20 & 21 GTM/ASC3/HSC/TSPI



Port 22 & 23 GTM/ASC3/QSPI3



Port 32 & 33 ASC/GTM/SENT/QSPI/DSADC/CCU6



Infineon Technologies AG

Infineon Technologies AG
Am Campeon 1-15 - 85579 Neubiberg - Germany


Title: AURIX™ Lite Kit V2

Variant: [No Variations] Approved: <Appr.>

Size: A3 Document Name: 04_CPU.SchDoc Rel. H.D. Rev. V2.0


Author: H.D.
Date: 16.10.2020 Time: 13:19:44 SVN Revision: Not in version control
© Infineon Technologies AG 2020. All Rights Reserved. Sheet 4 of 5

I2C Eeprom with unique MAC ID




05_Ethernet_Memory_Expansion.SchDoc


10/100 Base-T Ethernet




External serial flash



External serial ram



 Infineon Technologies AG Infineon Technologies AG Am Campeon 1-15 - 85579 Neubiberg - Germany			
Title AURIX™ Lite Kit V2			
Variant [No Variations]			Approved <Appr.>
Size: A3	Document Name 05_Ethernet_Memory_Expansion.SchDoc	Rel. H.D.	Rev. V2.0
Author: H.D.			
Date: 16.10.2020 Time: 13:19:44		SVN Revision: Not in version control	
© Infineon Technologies AG 2020. All Rights Reserved.			Sheet 5 of 5