

TRAVEO(TM) T2G Automotive MCU: TVII-C-2D-4M cluster 2D registers technical reference manual: Differences between Rev 0E and Rev 0F



## 1 Important Notes

- Section "New Registers Added", lists newly added registers in the latest revision.
- Section "Registers Removed", lists the registers removed in the latest revision.
- Section "Fields of Register or Bitfield changed", details the register contents modified.

Top row indicates "Register: Bit-Field" targeted, and the bottom row indicates which field of the register or its bit-field is altered in the new revision. If the Bit-Field is not mentioned, then it is the bit-field name itself which is altered between revisions.

Document Number: 002-29854 0E/0F

Page 2



- 2 New Registers Added: Revision 0F
- 2.1 No register is added into the new revision

Document Number: 002-29854~0E/0F Page 3



3 Registers Removed: Revision 0F

 ${\bf CLK\_TIMER\_CTL}$ 



# 4 Fields of Register or Bitfield changed: Revision 0F

PWR_LVD_STATUS: PWR_LVD_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PWR_LVD_STATUS2: PWR_LVD_STATUS2		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

CLK_CAL_CNT1: CLK_CAL_CNT1		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

CLK_CAL_CNT2: CLK_CAL_CNT2		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PWR_CTL2: BGREF_LPMODE		
Field	Rev 0E	Rev 0F
F1Comment	Control the circuit-level power mode of the Bandgap Reference	Control the circuit-level power mode of the Bandgap Reference
	circuits. 0: Bandgap Reference circuits operate in higher current	circuits. 0: Bandgap Reference circuits operate in higher current
	mode. 1: Bandgap Reference circuits operate in low power. Refer	mode. 1: Bandgap Reference circuits operate in low power. Re-
	to documentation for restrictions.	fer to documentation for restrictions. HT-variant: This register
		will not set unless CLK_ILO0_CONFIG.ILO0_ENABLE==1.
		When disabling low power operation, keep ILO0 enabled for at
		least 5 cycles after clearing this bit to allow for internal synchro-
		nization.

CLK_FLL_STATUS: CLK_FLL_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



	CLK_PLL400M0_STATUS: CLK_PLL400M0_STATUS		
	Field	Rev 0E	Rev 0F
Ī	Retention	Retained	Not Retained

CLK_PLL400M1_STATUS: CLK_PLL400M1_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

CLK_PLL400M2_STATUS: CLK_PLL400M2_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

CLK_PLL400M3_STATUS: CLK_PLL400M3_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

CLK_PLL400M4_STATUS: CLK_PLL400M4_STATUS		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

MCWDT0_CTR2_CNT: CNT2		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter 2 for this MCWDT. This field may	Current value of subcounter 2 for this MCWDT. This field may
	lag the actual count value by up to one clk_lf cycle, due to internal	lag the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		if $SLEEPDEEP\_PAUSE == 1$ .



MCWDT0_CTR0_CNT: CNT		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter for this MCWDT. This field may lag	Current value of subcounter for this MCWDT. This field may lag
	the actual count value by up to one clk_lf cycle, due to internal	the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		if $SLEEPDEEP\_PAUSE == 1$ .

MCWDT0_CTR1_CNT: CNT		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter for this MCWDT. This field may lag	Current value of subcounter for this MCWDT. This field may lag
	the actual count value by up to one clk_lf cycle, due to internal	the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		$if SLEEPDEEP\_PAUSE == 1.$

MCWDT1_CTR2_CNT: CNT2		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter 2 for this MCWDT. This field may	Current value of subcounter 2 for this MCWDT. This field may
	lag the actual count value by up to one clk_lf cycle, due to internal	lag the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		if $SLEEPDEEP\_PAUSE == 1$ .



MCWDT1_CTR0_CNT: CNT		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter for this MCWDT. This field may lag	Current value of subcounter for this MCWDT. This field may lag
	the actual count value by up to one clk_lf cycle, due to internal	the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		if $SLEEPDEEP\_PAUSE == 1$ .

MCWDT1_CTR1_CNT: CNT		
Field	Rev 0E	Rev 0F
F0Comment	Current value of subcounter for this MCWDT. This field may lag	Current value of subcounter for this MCWDT. This field may lag
	the actual count value by up to one clk_lf cycle, due to internal	the actual count value by up to one clk_lf cycle, due to internal
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter is
	enabled.	enabled. This register retains information during DeepSleep mode
		if $SLEEPDEEP\_PAUSE == 1$ .

WDT_CNT: CNT	WDT_CNT: CNT		
Field	Rev 0E	Rev 0F	
F0Comment	Current value of subcounter for this WDT. This field may lag the	Current value of subcounter for this WDT. This field may lag the	
	actual count value by up to one clk_ilo0 cycle, due to internal	actual count value by up to one clk_ilo0 cycle, due to internal	
	synchronization. When this subcounter is disabled and unlocked,	synchronization. When this subcounter is disabled and unlocked,	
	the count value can be written for verification and debugging pur-	the count value can be written for verification and debugging pur-	
	poses. Software writes are always ignored when the subcounter is	poses. Software writes are always ignored when the subcounter	
	enabled.	is enabled. This register retains information during DeepSleep or	
		Hiberbate mode if $DPSLP\_PAUSE == 1$ or $HIB\_PAUSE == 1$ .	

WDT_INTR: WDT_INTR		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



WDT_INTR_MASKED: WDT_INTR_MASKED		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

GPIO_PRT11_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT12_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
		HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT13_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT14_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

Document Number: 002-29854 0E/0F



GPIO_PRT15_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
		HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT16_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT17_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
		slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
		HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT18_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate



GPIO_PRT19_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT20_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
		slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
		HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	$rate slew\_sel[SLEW\_WIDTH] = All 1s: Slowest slew rate$	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate

GPIO_PRT21_CFG_SLEW_EXT: SLEW0		
Field	Rev 0E	Rev 0F
F7Comment	Enables slow slew rate for IO pin 0 HSIO_STDLIN:	Enables slow slew rate for IO pin 0 HSIO_STDLN:
	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate	slew_ctl[SLEW_WIDTH] = All 0s: Fastest slew rate
	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate	slew_ctl[SLEW_WIDTH] = All 1s: Slowest slew rate
	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest slew	HSIO_ENH: slew_sel[SLEW_WIDTH] = All 0s: Fastest
	rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate	slew rate slew_sel[SLEW_WIDTH] = All 1s: Slowest slew rate



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT0_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT0_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT1_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT1_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT2_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT2_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT3_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT3_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT4_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT4_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Page 16

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT5_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT5_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT6_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT6_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT7_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT7_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Page 19



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT8_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT8_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT9_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT9_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT10_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT10_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT11_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT11_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT12_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT12_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT13_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT13_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT14_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT14_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT15_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT15_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT16_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT16_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT17_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT17_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT18_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT18_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT19_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT19_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT20_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT20_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CNT21_CTRL: ENABLED		
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CNT21_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CNT22_CTRL: ENABLED		
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CNT22_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CNT23_CTRL: ENABLED		
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CNT23_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CNT24_CTRL: ENABLED		
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CNT24_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT25_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT25_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT26_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT26_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT27_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT27_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT28_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT28_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Page 40



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT29_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT29_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT30_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT30_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT31_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT31_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT32_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT32_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT33_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT33_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT34_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT34_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Page 46

Document Number: 002-29854 0E/0F



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT35_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT35_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT36_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT36_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP0_CN	TCPWM0_GRP0_CNT37_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP0_CNT37_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Page 49



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT0_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT0_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CN	ГСРWM0_GRP1_CNT0_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT1_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT1_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT1_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT2_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT2_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT2_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT3_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT3_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT3_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT4_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT4_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT4_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT5_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT5_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT5_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	



TCPWM0_GRP1_CN	ΓCPWM0_GRP1_CNT6_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT6_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT6_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT7_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT7_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT7_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT8_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT8_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CNT8_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT9_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT9_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CNT9_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT10_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP1_CNT10_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.



TCPWM0_GRP1_CNT10_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT11_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		



TCPWM0_GRP1_CNT11_CTRL: AUTO_RELOAD_LINE_SEL		
Field	Rev 0E	Rev 0F
F14Comment	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-	Specifies switching of the LINE_SEL and LINE_BUFF_SEL val-
	ues. This field has a function in PWM and PWM_PR modes. '0':	ues. This field has a function in PWM and PWM_PR modes. '0':
	never switch. '1': switch on a terminal count event with an ac-	never switch. '1': switch on a terminal count event with and ac-
	tively pending switch event.	tively pending switch event.

TCPWM0_GRP1_CN	TCPWM0_GRP1_CNT11_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F15Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT0_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT0_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT1_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT1_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT2_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT2_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT3_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT3_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT4_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT4_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT5_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT5_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT6_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT6_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT7_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT7_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT8_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT8_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT9_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT9_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT10_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT10_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT11_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT11_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854~0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT12_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT12_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT13_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT13_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT14_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT14_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT15_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT15_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854~0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT16_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CNT16_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT17_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT17_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT18_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT18_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT19_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT19_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT20_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT20_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT21_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT21_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT22_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT22_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT23_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT23_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	

Document Number: 002-29854~0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT24_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CNT24_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT25_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CNT25_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT26_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CNT26_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT27_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT27_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F	
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-	
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.	
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event	
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,	
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select	
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index	
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-	
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER	
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD	
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.	



TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT28_CTRL: ENABLED		
Field	Rev 0E	Rev 0F	
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.	
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,	
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and	
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the	
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and	
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this	
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are	
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR	
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-	
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")	
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").	
	CTRL (with the exception of DEBUG_FREEZE_EN bit),		
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,		
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,		
	INTR_MASKED Modifying these registers while the counter		
	is running could produce unexcepted waveform results, but will		
	not cause a fatal issue such as an illegal stop, lost control, or		
	waveform stability issues.		

TCPWM0_GRP2_CN	TCPWM0_GRP2_CNT28_CTRL: AUTO_RELOAD_PERIOD	
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.



TCPWM0_GRP2_CN	PWM0_GRP2_CNT29_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP2_CNT29_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

Document Number: 002-29854 0E/0F



TCPWM0_GRP2_CN	VM0_GRP2_CNT30_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP2_CNT30_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ster on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

TCPWM0_GRP2_CN	PWM0_GRP2_CNT31_CTRL: ENABLED	
Field	Rev 0E	Rev 0F
F0Comment	Counter Enable '0': counter disabled. '1': counter enabled.	Counter enable. '0': counter disabled. '1': counter enabled.
	Counter static configuration register fields should only be	Counter static configuration information (e.g. CTRL.MODE,
	modified when the counter is disabled. When a counter is	all TR_IN_SEL, TR_IN_EDGE_SEL, TR_PWM_CTRL and
	disabled, command and status information associated to the	TR_OUT_SEL register fields) should only be modified when the
	counter is cleared by HW, this includes: - the associated	counter is disabled. When a counter is disabled, command and
	counter triggers in the CMD register are set to '0' the	status information associated to the counter is cleared by HW, this
	counter's interrupt cause fields in counter's INTR register	includes: - the associated counter triggers in the CMD register are
	the counter's status fields in counter's STATUS register	set to '0' the counter's interrupt cause fields in counter's INTR
	the counter's trigger outputs ("tr_out0" and tr_out1")	register the counter's status fields in counter's STATUS regis-
	the counter's line outputs ("line_out" and "line_compl_out").	ter the counter's trigger outputs ("tr_out0" and tr_out1")
	The following are Counter static configuration registers:	the counter's line outputs ("line_out" and "line_compl_out").
	CTRL (with the exception of DEBUG_FREEZE_EN bit),	
	DT, TR_IN_SEL0, TR_IN_SEL1, TR_IN_EDGE_SEL,	
	TR_PWM_CTRL_TR_OUT_SEL,INTR, INTR_MASK,	
	INTR_MASKED Modifying these registers while the counter	
	is running could produce unexcepted waveform results, but will	
	not cause a fatal issue such as an illegal stop, lost control, or	
	waveform stability issues.	

TCPWM0_GRP2_CNT31_CTRL: AUTO_RELOAD_PERIOD		
Field	Rev 0E	Rev 0F
F10Comment	Specifies switching of the PERIOD and buffered PERIOD val-	Specifies switching of the PERIOD and buffered PERIOD val-
	ues. This field has a function in PWM and PWM_DT	ues. This field has a function in PWM and PWM_DT modes.
	modes. '0': never switch. '1': switch on a terminal count	'0': never switch. '1': switch on a terminal count event
	event with an actively pending switch event. In QUAD mode,	with and actively pending switch event. In QUAD mode,
	QUAD_RANGE0_CMP range mode this field is used to select	QUAD_RANGE0_CMP range mode this field is used to select
	the index / wrap-around capture function. '0': Captures on index	the index / wrap-around capture function. '0': Captures on index
	(reload) event. The counter value is copied to the PERIOD reg-	(reload) event. The counter value is copied to the PERIOD reg-
	ister on an index (reload) event. '1': Captures when COUNTER	ister on an index (reload) event. '1': Captures when COUNTER
	equals 0 or 0xffff. The counter value is copied to the PERIOD	equals 0 or 0xffff. The counter value is copied to the PERIOD
	register when COUNTER equals 0 or 0xffff.	register when COUNTER equals 0 or 0xffff.

CXPIO_CHO_CTL0:		
Field	Rev 0E	Rev 0F
F5Name	FILTER_EN	PRESAMPLE_EN



CXPIO_CHO_CTL0: PRESAMPLE_EN		
Field	Rev 0E	Rev 0F
F5LoBit	8	9

CXPIO_CHO_CTL0: PRESAMPLE_EN		
Field	Rev 0E	Rev 0F
F5HiBit	8	9

CXPI0_CH0_CTL0:	XPIO_CHO_CTL0: PRESAMPLE_EN	
Field	Rev 0E	Rev 0F
F5Comment	RX filter enable (for "cxpi_rx_in") '0': No filter '1': Median 3	Pre-sample enable for PWM mode. '0': Disbaled. '1': Enabled
	(default value) operates on the last three "cxpi_rx_in" values.	When sampling counter's value is greater than CTL1.T_LOW1,
	The sequences '000', '001', '010', and '100' result in a filtered	pre-sample FF will be set to "1" as long as detecting any "1" on
	value '0'. The sequences '111', '110', '101', and '011' result in a	"cxpi_rx_in" and be cleared to "0" after sampling moment. At
	filtered value '1'.	the sampling moment, if pre-sample FF or "cxpi_rx_in" is "1",
		sample value will be "1", otherwise "0".

CXPIO_CHO_CTL0:		
Field	Rev 0E	Rev 0F
F6Name	RXPIDZERO_CHECK_EN	FILTER_EN

CXPIO_CHO_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F
F6LoBit	7	8

CXPIO_CHO_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F
F6HiBit	7	8



CXPI0_CH0_CTL0: F	CXPIO_CHO_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F	
F6Comment	Receive PID Zero Check Enable. 0 - No action if received	RX filter enable (for "cxpi_rx_in") '0': No filter '1': Median 3	
	PID[6:0] = 0 and $PID[7]=1$ 'b1. 1 - If received $PID[6:0] = 0$ and	(default value) operates on the last three "cxpi_rx_in" values.	
	PID[7]=1'b1, HW (slave) does not clear CMD.RX_HEADER and	The sequences '000', '001', '010', and '100' result in a filtered	
	will anticipate receiving header again (CMD.TX_HEADER=0).	value '0'. The sequences '111', '110', '101', and '011' result in a	
	If CMD.TX_HEADER=1 in the same scenario, then HW (slave)	filtered value '1'.	
	clears CMD.RX_HEADER upon receiving the header follow by		
	transmit PID. This mode is useful for case where polling method		
	is used and CXPI controller is configured as slave. This would		
	reduce dependency on SW to react to the header received within		
	IBS=1.		

CXPIO_CHO_CTLO:		
Field Rev 0E Rev 0F		Rev 0F
F7Name	AUTO_EN	RXPIDZERO_CHECK_EN

CXPIO_CHO_CTL0: RXPIDZERO_CHECK_EN			
Field	Rev 0E Rev 0F		
F7LoBit	4	7	

CXPIO_CHO_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E	Rev 0F
F7HiBit	4	7



CXPI0_CH0_CTL0: R	CXPI0_CH0_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E	Rev 0F	
F7Comment	CXPI transceiver auto enable: '0': Disabled. '1': Enabled. The	Receive PID Zero Check Enable. 0 - No action if received	
	TX_RX_STATUS.EN_OUT field is controlled by HW.	PID[6:0] = 0  and  PID[7]=1'b1. 1 - If received $PID[6:0] = 0$ and	
		PID[7]=1'b1, HW (slave) does not clear CMD.RX_HEADER and	
		will anticipate receiving header again (CMD.TX_HEADER=0).	
		If CMD.TX_HEADER=1 in the same scenario, then HW (slave)	
		clears CMD.RX_HEADER upon receiving the header follow by	
		transmit PID. This mode is useful for case where polling method	
		is used and CXPI controller is configured as slave. This would	
		reduce dependency on SW to react to the header received within	
		IBS=1.	

CXPIO_CHO_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E Rev 0F	
F7DefaultVal	1	0

CXPIO_CHO_CTL0:		
Field	Rev 0E	Rev 0F
F8Name	MODE	AUTO_EN

	CXPIO_CHO_CTL0: AUTO_EN		
$\mathbf{F}^{:}$	ield	Rev 0E	Rev 0F
F	8LoBit	0	4

CXPIO_CHO_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8HiBit	0	4

CXPIO_CHO_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8Comment	Mode of operation: '0': NRZ mode. '1': PWM mode.	CXPI transceiver auto enable: '0': Disabled. '1': Enabled. The
		TX_RX_STATUS.EN_OUT field is controlled by HW.

Page 102



CXPIO_CHO_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8DefaultVal	0	1

CXPI0\_CH0\_CTL0: : F9Name: Newly Added

CXPI0\_CH0\_CTL0: MODE: F9LoBit: Newly Added

CXPI0\_CH0\_CTL0: MODE: F9HiBit: Newly Added

CXPI0\_CH0\_CTL0: MODE: F9SW: Newly Added

CXPIO\_CHO\_CTL0: MODE: F9HW: Newly Added

CXPI0\_CH0\_CTL0: MODE: F9Comment: Newly Added

CXPI0\_CH0\_CTL0: MODE: F9DefaultVal: Newly Added

CXPI0_CH0_CTL1: T_LOW1		
Field	Rev 0E	Rev 0F
F2Comment	Low count for logic 1. This is valid only for PWM mode. The	Low count for logic 1. This is valid only for PWM mode. For
	count value here indicates the number of clocks per clk_cxpi_ch	master node, The count value here indicates the number of clocks
	to drive a '0' at CXPI bus before releasing it to indicate a logical	per clk_cxpi_ch to drive a '0' at CXPI bus before releasing it to
	'1'. 0: means 1 clock. 1: means 2 clocks 15: means 16 clocks	indicate a logical '1'. For slave node and pre-sample enabled, the
	399: means 400 clocks. Any value above 399 is invalid. Note that	count value indicates the number of clocks per clk_cxpi_ch to
	for NRZ mode, this field is ignored. Note that this field is used	disable pre-sampling. 0: means 1 clock. 1: means 2 clocks 15:
	for TX.	means 16 clocks 399: means 400 clocks. Any value above 399 is
		invalid. Note that for NRZ mode, this field is ignored. Note that
		it must be set less than CTL1.T_OFFSET for slave node if pre-
		sample mode enabled. Note that it is also effective for pre-sample
		mode of master node.

CXPI0_CH0_CTL2:		
Field	Rev 0E	Rev 0F
F1Name	TIMEOUT_LENGTH	RXTX_DELAY



	CXPIO_CHO_CTL2: RXTX_DELAY		
	Field	Rev 0E	Rev 0F
Ī	F1LoBit	16	22

CXPIO_CHO_CTL2: RXTX_DELAY		
Field	Rev 0E	Rev 0F
F1HiBit	19	29

CXPIO_CHO_CTL2: I	CXPI0_CH0_CTL2: RXTX_DELAY		
Field	Rev 0E	Rev 0F	
F1Comment	Timeout Length (in Tbits). Specifies the number of Tbits to ex-	Insert additional delay from the falling edge of RX to the falling	
	ceed timeout between frame bytes within a message frame. CXPI	edge of TX for slave node transmitting "0". This is valid only	
	spec states that the maximum allowed inter byte space (IBS) is	for PWM mode. The count value here indicates the number of	
	9Tbits. This field is valid only when TIMEOUT_SEL=1/2. "0" -	clocks per clk_cxpi_ch. 0: None 1: means 1 clock. 2: means	
	1Tbit "1" - 2Tbits "9" - 10Tbits Values >9 is invalid per CXPI	2 clocks 255: means 255 clocks. Note it must be set less	
	spec. Note for NRZ mode, although there are propagation delay	than CTL1.T_LOW0. Note make sure that the falling edge of	
	from transceiver to CXPI controller, the delay is cancelled out as	tx_out is ahead of the rising edge of master node clock when	
	the timeout is compared on the RX (for transmit case, HW waits	CTL0.PRESAMPLE_EN=1.	
	for the feedback on RX).		

CXPI0_CH0_CTL2:		
Field	Rev 0E	Rev 0F
F2Name	T_WAKEUP_LENGTH	TIMEOUT_LENGTH

CXPIO_CHO_CTL2: TIMEOUT_LENGTH		
Field	Rev 0E	Rev 0F
F2LoBit	8	16

CXPIO_CHO_CTL2: TIMEOUT_LENGTH		
Field	Rev 0E	Rev 0F
F2HiBit	13	19



CXPIO_CHO_CTL2: TIMEOUT_LENGTH		
Field	Rev 0E	Rev 0F
F2Comment	Specifies the wake up pulse low period in Tbits that is transmitted	Timeout Length (in Tbits). Specifies the number of Tbits to ex-
	during Standby mode. '0': 1 bit period '1': 2 bit period '49': 50	ceed timeout between frame bytes within a message frame. CXPI
	bit period Any value above 49 is invalid. This field is only valid	spec states that the maximum allowed inter byte space (IBS) is
	if TX_WAKE_PULSE is set to 1.	9Tbits. This field is valid only when TIMEOUT_SEL=1/2. "0" -
		1Tbit "1" - 2Tbits "9" - 10Tbits Values >9 is invalid per CXPI
		spec. Note for NRZ mode, although there are propagation delay
		from transceiver to CXPI controller, the delay is cancelled out as
		the timeout is compared on the RX (for transmit case, HW waits
		for the feedback on RX).

CXPIO_CHO_CTL2:		
Field	Rev 0E	Rev 0F
F3Name	RETRY	T_WAKEUP_LENGTH

CXPIO_CHO_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F
F3LoBit	0	8

CXPIO_CHO_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F
F3HiBit	1	13

CXPI0_CH0_CTL2: T	CXPIO_CHO_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F	
F3Comment	Number of retries after arbitration lost. '0': No retries '3': 3	Specifies the wake up pulse low period in Tbits that is transmitted	
	retries. HW will immediately retry after arbitration lost i.e. af-	during Standby mode. '0': 1 bit period '1': 2 bit period '49': 50	
	ter the message frame that won the arbitration is complete and	bit period Any value above 49 is invalid. This field is only valid	
	fulfilled IFS. If SW wants to manage the retransmission then SW	if TX_WAKE_PULSE is set to 1.	
	can program RETRY =0. In this case, HW will not retry after ar-		
	bitration lost and will set TX_HEADER_ARB_LOST bit. SW		
	needs to trigger HW to resend by programming the CMD fields		
	again.		



CXPI0\_CH0\_CTL2: : F4Name: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4LoBit: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4HiBit: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4SW: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4HW: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4Comment: Newly Added

CXPI0\_CH0\_CTL2: RETRY: F4DefaultVal: Newly Added

CXPI0_CH0_INTR: TX_FRAME_ERROR		
Field	Rev 0E	Rev 0F
F0Comment	HW sets this field to '1', when the stop bit of a byte frame is incorrect. This error would be a subset of TX_BIT_ERROR and also subjected to BIT_ERROR_IGNORE field. Note: The ongoing message transfer is aborted (INTR.TX_HEADER_DONE/RX_HEADER_DONE and INTR.TX_RESPONSE_DONE are NOT activated) and the TX_HEADER and TX_RESPONSE commands are set to '0'. Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongoing message transfer is aborted (INTR.TX_HEADER_DONE and INTR.TX_RESPONSE_DONE is NOT activated) and the TX_HEADER and TX_RESPONSE commands are set to '0'. When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message transfer would be transferred.	HW sets this field to '1', when the stop bit of a byte frame is incorrect. This error would be a subset of TX_BIT_ERROR and also subjected to BIT_ERROR_IGNORE field. Note: The ongoing message transfer is aborted (RX_HEADER_DONE and INTR.TX_RESPONSE_DONE are NOT activated. INTR.TX_HEADER_DONE is NOT activated if frame error occurs during the transmission of header byte) and the TX_HEADER and TX_RESPONSE commands are set to '0'. Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongoing message transfer is aborted (INTR.TX_RESPONSE_DONE is NOT activated. INTR.TX_HEADER_DONE is NOT activated if frame error occurs during the transmission of header byte) and the TX_HEADER and TX_RESPONSE commands are set to '0'. When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message transfer would be transferred.



CXPI0_CH0_INTR: R	CXPIO_CHO_INTR: RX_FRAME_ERROR		
Field	Rev 0E	Rev 0F	
F1Comment	HW sets this field to '1', when the stop bit of a byte	HW sets this field to '1', when the stop bit of a byte	
	frame is incorrect. Note: The ongoing message transfer	frame is incorrect. Note: The ongoing message transfer is	
	is aborted (INTR.RX_RESPONSE_DONE is NOT activated	aborted (INTR.RX_RESPONSE_DONE is NOT activated and	
	and the INTR.RX_HEADER_DONE/TX_HEADER_DONE is	the INTR.RX_HEADER_DONE is NOT activated if the frame	
	NOT activated if the frame error occurs during header byte or if	error occurs during header byte or if frame error occurs during	
	frame error occurs during response byte (if the HEADER and	response byte (if the HEADER and RESPONSE commands are	
	RESPONSE commands are set together)).	set together)).	

CXPI0_CH0_INTR: TX_BIT_ERROR		
Field	Rev 0E	Rev 0F
F10Comment	HW sets this field to '1', when a transmitted "cxpi_tx_out"	HW sets this field to '1', when a transmitted "cxpi_tx_out"
	value does NOT match a received "cxpi_rx_in" value. The	value does NOT match a received "cxpi_rx_in" value. The
	match is performed for the PID fields or PType (for the	match is performed for the PID fields or PType (for the START
	START bit and STOP bit only) and for the rest of the re-	bit and STOP bit only) and for the rest of the response
	sponse i.e. frame information fields, data fields and the	i.e. frame information fields, data fields and the crc field (for
	crc field (for the START bit, DATA bits, and STOP bits).	the START bit, DATA bits, and STOP bits). Note: When
	Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongo-	CTL0.BIT_ERROR_IGNORE is '0', the ongoing message trans-
	ing message transfer is aborted (INTR.TX_HEADER_DONE	fer is aborted (INTR.TX_RESPONSE_DONE is NOT acti-
	and INTR.TX_RESPONSE_DONE is NOT activated) and the	vated. INTR.TX_HEADER_DONE is NOT activated if bit
	TX_HEADER and TX_RESPONSE commands are set to '0'.	error occurs during the transmission of header byte) and the
	When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message	TX_HEADER and TX_RESPONSE commands are set to '0'.
	transfer would be transferred.	When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message
		transfer would be transferred.



CXPIO_CHO_INTR: T	CXPIO_CHO_INTR: TX_HEADER_DONE		
Field	Rev 0E	Rev 0F	
F22Comment	HW sets this field to '1', when a frame header (PID field or PType	HW sets this field to '1', when a frame header (PID field or PType	
	field) is transmitted (the CMD.TX_HEADER is completed).	field) is transmitted (the CMD.TX_HEADER is completed).	
	Specifically: - For PID transmission only and without prior trans-		
	mission of PTYPE, when followed by CMD.TX_RESPONSE or		
	CMD.RX_RESPONSE, this field is set to '1' after completion		
	of the message frame transfer For PID transmission only and		
	without prior transmission of PTYPE, when not followed by a		
	response command, this field is set to '1' after completion of the		
	header transferNote for the case of PTYPE is transmitted fol-		
	low by CMD.RX_RESPONSE or no following response, HW sets		
	this field to '1' after transmitting PTYPE.		

CXPIO_CH1_CTL0:		
Field	Rev 0E	Rev 0F
F5Name	FILTER_EN	PRESAMPLE_EN

CXPIO_CH1_CTL0: PRESAMPLE_EN		
Field	Rev 0E	Rev 0F
F5LoBit	8	9

CXPIO_CH1_CTL0: PRESAMPLE_EN		
Field	Rev 0E	Rev 0F
F5HiBit	8	9

CXPI0_CH1_CTL0: P	CXPIO_CH1_CTL0: PRESAMPLE_EN		
Field	Rev 0E	Rev 0F	
F5Comment	RX filter enable (for "cxpi_rx_in") '0': No filter '1': Median 3	Pre-sample enable for PWM mode. '0': Disbaled. '1': Enabled	
	(default value) operates on the last three "cxpi_rx_in" values.	When sampling counter's value is greater than CTL1.T_LOW1,	
	The sequences '000', '001', '010', and '100' result in a filtered	pre-sample FF will be set to "1" as long as detecting any "1" on	
	value '0'. The sequences '111', '110', '101', and '011' result in a	"cxpi_rx_in" and be cleared to "0" after sampling moment. At	
	filtered value '1'.	the sampling moment, if pre-sample FF or "cxpi_rx_in" is "1",	
		sample value will be "1", otherwise "0".	



CXPIO_CH1_CTL0:		
Field	Rev 0E	Rev 0F
F6Name	RXPIDZERO_CHECK_EN	FILTER_EN

CXPIO_CH1_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F
F6LoBit	7	8

CXPIO_CH1_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F
F6HiBit	7	8

CXPI0_CH1_CTL0: FILTER_EN		
Field	Rev 0E	Rev 0F
F6Comment	Receive PID Zero Check Enable. 0 - No action if received	RX filter enable (for "cxpi_rx_in") '0': No filter '1': Median 3
	PID[6:0] = 0 and $PID[7]=1$ 'b1. 1 - If received $PID[6:0] = 0$ and	(default value) operates on the last three "cxpi_rx_in" values.
	PID[7]=1'b1, HW (slave) does not clear CMD.RX_HEADER and	The sequences '000', '001', '010', and '100' result in a filtered
	will anticipate receiving header again (CMD.TX_HEADER=0).	value '0'. The sequences '111', '110', '101', and '011' result in a
	If CMD.TX_HEADER=1 in the same scenario, then HW (slave)	filtered value '1'.
	clears CMD.RX_HEADER upon receiving the header follow by	
	transmit PID. This mode is useful for case where polling method	
	is used and CXPI controller is configured as slave. This would	
	reduce dependency on SW to react to the header received within	
	IBS=1.	

CXPIO_CH1_CTL0:		
Field	Rev 0E	Rev 0F
F7Name	AUTO_EN	RXPIDZERO_CHECK_EN

CXPI0_CH1_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E	Rev 0F
F7LoBit	4	7



CXPIO_CH1_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E	Rev 0F
F7HiBit	4	7

CXPI0_CH1_CTL0: R	XPIO_CH1_CTL0: RXPIDZERO_CHECK_EN	
Field	Rev 0E	Rev 0F
F7Comment	CXPI transceiver auto enable: '0': Disabled. '1': Enabled. The	Receive PID Zero Check Enable. 0 - No action if received
	TX_RX_STATUS.EN_OUT field is controlled by HW.	PID[6:0] = 0  and  PID[7]=1'b1. 1 - If received  PID[6:0] = 0  and
		PID[7]=1'b1, HW (slave) does not clear CMD.RX_HEADER and
		will anticipate receiving header again (CMD.TX_HEADER=0).
		If CMD.TX_HEADER=1 in the same scenario, then HW (slave)
		clears CMD.RX_HEADER upon receiving the header follow by
		transmit PID. This mode is useful for case where polling method
		is used and CXPI controller is configured as slave. This would
		reduce dependency on SW to react to the header received within
		IBS=1.

CXPI0_CH1_CTL0: RXPIDZERO_CHECK_EN		
Field	Rev 0E	Rev 0F
F7DefaultVal	1	0

CXPIO_CH1_CTL0:		
Field	Rev 0E	Rev 0F
F8Name	MODE	AUTO_EN

	CXPIO_CH1_CTL0: AUTO_EN		
Fi	ield	Rev 0E	Rev 0F
F8	8LoBit	0	4

CXPIO_CH1_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8HiBit	0	4



CXPIO_CH1_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8Comment	Mode of operation: '0': NRZ mode. '1': PWM mode.	CXPI transceiver auto enable: '0': Disabled. '1': Enabled. The
		TX_RX_STATUS.EN_OUT field is controlled by HW.

CXPIO_CH1_CTL0: AUTO_EN		
Field	Rev 0E	Rev 0F
F8DefaultVal	0	1

CXPI0\_CH1\_CTL0: : F9Name: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9LoBit: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9HiBit: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9SW: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9HW: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9Comment: Newly Added

CXPI0\_CH1\_CTL0: MODE: F9DefaultVal: Newly Added

CXPI0_CH1_CTL1: T_LOW1		
Field	Rev 0E	Rev 0F
F2Comment	Low count for logic 1. This is valid only for PWM mode. The	Low count for logic 1. This is valid only for PWM mode. For
	count value here indicates the number of clocks per clk_cxpi_ch	master node, The count value here indicates the number of clocks
	to drive a '0' at CXPI bus before releasing it to indicate a logical	per clk_cxpi_ch to drive a '0' at CXPI bus before releasing it to
	'1'. 0: means 1 clock. 1: means 2 clocks 15: means 16 clocks	indicate a logical '1'. For slave node and pre-sample enabled, the
	399: means 400 clocks. Any value above 399 is invalid. Note that	count value indicates the number of clocks per clk_cxpi_ch to
	for NRZ mode, this field is ignored. Note that this field is used	disable pre-sampling. 0: means 1 clock. 1: means 2 clocks 15:
	for TX.	means 16 clocks 399: means 400 clocks. Any value above 399 is
		invalid. Note that for NRZ mode, this field is ignored. Note that
		it must be set less than CTL1.T_OFFSET for slave node if pre-
		sample mode enabled. Note that it is also effective for pre-sample
		mode of master node.



CXPI0_CH1_CTL2:	CXPIO_CH1_CTL2:		
Field	Rev 0E	Rev 0F	
F1Name	TIMEOUT_LENGTH	RXTX_DELAY	

CXPI0_CH1_CTL2: RXTX_DELAY		
Field	Rev 0E	Rev 0F
F1LoBit	16	22

CXPI0_CH1_CTL2: RXTX_DELAY		
Field	Rev 0E	Rev 0F
F1HiBit	19	29

CXPI0_CH1_CTL2: RXTX_DELAY		
Field	Rev 0E	Rev 0F
F1Comment	Timeout Length (in Tbits). Specifies the number of Tbits to ex-	Insert additional delay from the falling edge of RX to the falling
	ceed timeout between frame bytes within a message frame. CXPI	edge of TX for slave node transmitting "0". This is valid only
	spec states that the maximum allowed inter byte space (IBS) is	for PWM mode. The count value here indicates the number of
	9Tbits. This field is valid only when TIMEOUT_SEL=1/2. "0" -	clocks per clk_cxpi_ch. 0: None 1: means 1 clock. 2: means
	1Tbit "1" - 2Tbits "9" - 10Tbits Values >9 is invalid per CXPI	2 clocks 255: means 255 clocks. Note it must be set less
	spec. Note for NRZ mode, although there are propagation delay	than CTL1.T_LOW0. Note make sure that the falling edge of
	from transceiver to CXPI controller, the delay is cancelled out as	tx_out is ahead of the rising edge of master node clock when
	the timeout is compared on the RX (for transmit case, HW waits	CTL0.PRESAMPLE_EN=1.
	for the feedback on RX).	

CXPIO_CH1_CTL2:		
Field	Rev 0E	Rev 0F
F2Name	T_WAKEUP_LENGTH	TIMEOUT_LENGTH

CXPI0_CH1_CTL2: TIMEOUT_LENGTH		
Field	Rev 0E	Rev 0F
F2LoBit	8	16



	CXPIO_CH1_CTL2: TIMEOUT_LENGTH		
	Field	Rev 0E	Rev 0F
Ī	F2HiBit	13	19

CXPI0_CH1_CTL2: T	CXPI0_CH1_CTL2: TIMEOUT_LENGTH	
Field	Rev 0E	Rev 0F
F2Comment	Specifies the wake up pulse low period in Tbits that is transmitted	Timeout Length (in Tbits). Specifies the number of Tbits to ex-
	during Standby mode. '0': 1 bit period '1': 2 bit period '49': 50	ceed timeout between frame bytes within a message frame. CXPI
	bit period Any value above 49 is invalid. This field is only valid	spec states that the maximum allowed inter byte space (IBS) is
	if TX_WAKE_PULSE is set to 1.	9 Tbits. This field is valid only when TIMEOUT_SEL=1/2. "0" - $\mid$
		1Tbit "1" - 2Tbits "9" - 10Tbits Values >9 is invalid per CXPI
		spec. Note for NRZ mode, although there are propagation delay
		from transceiver to CXPI controller, the delay is cancelled out as
		the timeout is compared on the RX (for transmit case, HW waits
		for the feedback on RX).

CXPI0_CH1_CTL2:		
Field	Rev 0E	Rev 0F
F3Name	RETRY	T_WAKEUP_LENGTH

CXPIO_CH1_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F
F3LoBit	0	8

CXPIO_CH1_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F
F3HiBit	1	13



CXPI0_CH1_CTL2: T	CXPIO_CH1_CTL2: T_WAKEUP_LENGTH		
Field	Rev 0E	Rev 0F	
F3Comment	Number of retries after arbitration lost. '0': No retries '3': 3	Specifies the wake up pulse low period in Tbits that is transmitted	
	retries. HW will immediately retry after arbitration lost i.e. af-	during Standby mode. '0': 1 bit period '1': 2 bit period '49': 50	
	ter the message frame that won the arbitration is complete and	bit period Any value above 49 is invalid. This field is only valid	
	fulfilled IFS. If SW wants to manage the retransmission then SW	if TX_WAKE_PULSE is set to 1.	
	can program RETRY =0. In this case, HW will not retry after ar-		
	bitration lost and will set TX_HEADER_ARB_LOST bit. SW		
	needs to trigger HW to resend by programming the CMD fields		
	again.		

CXPI0\_CH1\_CTL2: : F4Name: Newly Added

CXPI0\_CH1\_CTL2: RETRY: F4LoBit: Newly Added

CXPI0\_CH1\_CTL2: RETRY: F4HiBit: Newly Added

CXPIO\_CH1\_CTL2: RETRY: F4SW: Newly Added

CXPI0\_CH1\_CTL2: RETRY: F4HW: Newly Added

CXPI0\_CH1\_CTL2: RETRY: F4Comment: Newly Added

CXPI0\_CH1\_CTL2: RETRY: F4DefaultVal: Newly Added



CXPI0_CH1_INTR: T	CXPI0_CH1_INTR: TX_FRAME_ERROR	
Field	Rev 0E	Rev 0F
F0Comment	HW sets this field to '1', when the stop bit of a byte frame is	HW sets this field to '1', when the stop bit of a byte frame is
	incorrect. This error would be a subset of TX_BIT_ERROR	incorrect. This error would be a subset of TX_BIT_ERROR
	and also subjected to BIT_ERROR_IGNORE field.	and also subjected to BIT_ERROR_IGNORE field. Note: The
	Note: The ongoing message transfer is aborted	ongoing message transfer is aborted (RX_HEADER_DONE
	(INTR.TX_HEADER_DONE/RX_HEADER_DONE and	and INTR.TX_RESPONSE_DONE are NOT activated.
	INTR.TX_RESPONSE_DONE are NOT activated) and the	INTR.TX_HEADER_DONE is NOT activated if frame er-
	TX_HEADER and TX_RESPONSE commands are set to '0'.	ror occurs during the transmission of header byte) and the
	Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongoing	TX_HEADER and TX_RESPONSE commands are set to '0'.
	message transfer is aborted (INTR.TX_HEADER_DONE and	Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongoing
	INTR.TX_RESPONSE_DONE is NOT activated) and the	message transfer is aborted (INTR.TX_RESPONSE_DONE is
	TX_HEADER and TX_RESPONSE commands are set to '0'.	NOT activated. INTR.TX_HEADER_DONE is NOT activated
	When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message	if frame error occurs during the transmission of header byte)
	transfer would be transferred.	and the TX_HEADER and TX_RESPONSE commands are set
		to '0'. When CTL0.BIT_ERROR_IGNORE is '1', the ongoing
		message transfer would be transferred.

CXPI0_CH1_INTR: R	CXPI0_CH1_INTR: RX_FRAME_ERROR		
Field	Rev 0E	Rev 0F	
F1Comment	HW sets this field to '1', when the stop bit of a byte	HW sets this field to '1', when the stop bit of a byte	
	frame is incorrect. Note: The ongoing message transfer	frame is incorrect. Note: The ongoing message transfer is	
	is aborted (INTR.RX_RESPONSE_DONE is NOT activated	aborted (INTR.RX_RESPONSE_DONE is NOT activated and	
	and the INTR.RX_HEADER_DONE/TX_HEADER_DONE is	the INTR.RX_HEADER_DONE is NOT activated if the frame	
	NOT activated if the frame error occurs during header byte or if	error occurs during header byte or if frame error occurs during	
	frame error occurs during response byte (if the HEADER and	response byte (if the HEADER and RESPONSE commands are	
	RESPONSE commands are set together)).	set together)).	



CXPI0_CH1_INTR: TX_BIT_ERROR		
Field	Rev 0E	Rev 0F
F10Comment	HW sets this field to '1', when a transmitted "cxpi_tx_out"	HW sets this field to '1', when a transmitted "cxpi_tx_out"
	value does NOT match a received "cxpi_rx_in" value. The	value does NOT match a received "cxpi_rx_in" value. The
	match is performed for the PID fields or PType (for the	match is performed for the PID fields or PType (for the START
	START bit and STOP bit only) and for the rest of the re-	bit and STOP bit only) and for the rest of the response
	sponse i.e. frame information fields, data fields and the	i.e. frame information fields, data fields and the crc field (for
	crc field (for the START bit, DATA bits, and STOP bits).	the START bit, DATA bits, and STOP bits). Note: When
	Note: When CTL0.BIT_ERROR_IGNORE is '0', the ongo-	CTL0.BIT_ERROR_IGNORE is '0', the ongoing message trans-
	ing message transfer is aborted (INTR.TX_HEADER_DONE	fer is aborted (INTR.TX_RESPONSE_DONE is NOT acti-
	and INTR.TX_RESPONSE_DONE is NOT activated) and the	vated. INTR.TX_HEADER_DONE is NOT activated if bit
	TX_HEADER and TX_RESPONSE commands are set to '0'.	error occurs during the transmission of header byte) and the
	When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message	TX_HEADER and TX_RESPONSE commands are set to '0'.
	transfer would be transferred.	When CTL0.BIT_ERROR_IGNORE is '1', the ongoing message
		transfer would be transferred.

CXPI0_CH1_INTR: TX_HEADER_DONE		
Field	Rev 0E	Rev 0F
F22Comment	HW sets this field to '1', when a frame header (PID field or PType	HW sets this field to '1', when a frame header (PID field or PType
	field) is transmitted (the CMD.TX_HEADER is completed).	field) is transmitted (the CMD.TX_HEADER is completed).
	Specifically: - For PID transmission only and without prior trans-	
	mission of PTYPE, when followed by CMD.TX_RESPONSE or	
	CMD.RX_RESPONSE, this field is set to '1' after completion	
	of the message frame transfer For PID transmission only and	
	without prior transmission of PTYPE, when not followed by a	
	response command, this field is set to '1' after completion of the	
	header transferNote for the case of PTYPE is transmitted fol-	
	low by CMD.RX_RESPONSE or no following response, HW sets	
	this field to '1' after transmitting PTYPE.	

CANFD0_CH0_CREL: CANFD0_CH0_CREL		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x32380609



CANFD0_CH0_CREL: REL		
Field	Rev 0E	Rev 0F
F0DefaultVal	0	3

CANFD0_CH0_CREL: STEP		
Field	Rev 0E	Rev 0F
F1DefaultVal	0	2

CANFD0_CH0_CREL: SUBSTEP		
Field	Rev 0E	Rev 0F
F2DefaultVal	0	3

CANFD0_CH0_CREL: YEAR		
Field	Rev 0E	Rev 0F
F3DefaultVal	0	8

CANFD0_CH0_CREL: MON		
Field	Rev 0E	Rev 0F
F4DefaultVal	0	6

CANFD0_CH0_CREL: DAY		
Field	Rev 0E	Rev 0F
F5DefaultVal	0	9

CANFD0_CH0_RXF0S: F0GI		
Field	Rev 0E	Rev 0F
F3Comment	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF0A.F0AI	63. This field is updated by the software writing to RXF0A.F0AI.
		When the software reading the value immediately after writing to
		RXF0A.F0AI, this value should be read twice to ensure that the
		update is reflected.



CANFD0_CH0_RXF0S: F0FL		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF0A.F0AI, this value should be read twice to
		ensure that the update is reflected.

CANFD0_CH0_RXF1S: F1GI		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF1A.FAI	63. This field is updated by the software writing to RXF1A.F1AI.
		When the software reading the value immediately after writing to
		RXF1A.F1AI, this value should be read twice to ensure that the
		update is reflected.

CANFD0_CH0_RXF1S: F1FL		
Field	Rev 0E	Rev 0F
F5Comment	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF1A.F1AI, this value should be read twice to
		ensure that the update is reflected.

CANFD0_CH0_TXEFS: EFGI		
Field	Rev 0E	Rev 0F
F3Comment	Event FIFO Get Index Tx Event FIFO read index pointer, range	1 , 0
	0 to 31.	0 to 31. This field is updated by the software writing to TX-
		EFA.EFAI. When the software reading the value immediately af-
		ter writing to TXEFA.EFAI, this value should be read twice to
		ensure that the update is reflected.



CANFDO_CHO_TXEFS: EFFL		
Field	Rev 0E	Rev 0F
F4Comment	Event FIFO Fill Level Number of elements stored in Tx Event	Event FIFO Fill Level Number of elements stored in Tx Event
	FIFO, range 0 to 32.	FIFO, range 0 to 32. When the software reading the value imme-
		diately after writing to TXEFA.EFAI, this value should be read
		twice to ensure that the update is reflected.

CANFD0_CH0_TTOST: CANFD0_CH0_TTOST		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x00000080

CANFD0_CH0_TTOST: QCS		
Field	Rev 0E	Rev 0F
F9DefaultVal	0	1

CANFD0_CH1_CREL: CANFD0_CH1_CREL		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x32380609

CANFD0_CH1_CREL: REL		
Field	Rev 0E	Rev 0F
F0DefaultVal	0	3

CANFD0_CH1_CREL: STEP		
Field	Rev 0E	Rev 0F
F1DefaultVal	0	2

CANFD0_CH1_CREL: SUBSTEP		
Field	Rev 0E	Rev 0F
F2DefaultVal	0	3



CANFD0_CH1_CREL: YEAR		
Field	Rev 0E	Rev 0F
F3DefaultVal	0	8

CANFD0_CH1_CREL: MON		
Field	Rev 0E	Rev 0F
F4DefaultVal	0	6

CANFD0_CH1_CREL: DAY		
Field	Rev 0E	Rev 0F
F5DefaultVal	0	9

CANFD0_CH1_RXF0S: F0GI		
Field	Rev 0E	Rev 0F
F3Comment	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF0A.F0AI	63. This field is updated by the software writing to RXF0A.F0AI.
		When the software reading the value immediately after writing to
		RXF0A.F0AI, this value should be read twice to ensure that the
		update is reflected.

CANFD0_CH1_RXF0S: F0FL		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF0A.F0AI, this value should be read twice to
		ensure that the update is reflected.

CANFD0_CH1_RXF1S: F1GI		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF1A.FAI	63. This field is updated by the software writing to RXF1A.F1AI.
		When the software reading the value immediately after writing to
		RXF1A.F1AI, this value should be read twice to ensure that the
		update is reflected.



CANFD0_CH1_RXF1S: F1FL		
Field	Rev 0E	Rev 0F
F5Comment	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF1A.F1AI, this value should be read twice to
		ensure that the update is reflected.

CANFD0_CH1_TXEFS: EFGI		
Field	Rev 0E	Rev 0F
F3Comment	Event FIFO Get Index Tx Event FIFO read index pointer, range	Event FIFO Get Index Tx Event FIFO read index pointer, range
	0 to 31.	0 to 31. This field is updated by the software writing to TX-
		EFA.EFAI. When the software reading the value immediately af-
		ter writing to TXEFA.EFAI, this value should be read twice to
		ensure that the update is reflected.

CANFD0_CH1_TXEFS: EFFL		
Field	Rev 0E	Rev 0F
F4Comment	Event FIFO Fill Level Number of elements stored in Tx Event	Event FIFO Fill Level Number of elements stored in Tx Event
	FIFO, range 0 to 32.	FIFO, range 0 to 32. When the software reading the value imme-
		diately after writing to TXEFA.EFAI, this value should be read
		twice to ensure that the update is reflected.

CANFD0_CH1_TTOST: CANFD0_CH1_TTOST		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x0000080

CANFD0_CH1_TTOST: QCS		
Field	Rev 0E	Rev 0F
F9DefaultVal	0	1

CANFD1_CH0_CREL: CANFD1_CH0_CREL		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x32380609



CANFD1_CH0_CREL: REL		
Field	Rev 0E	Rev 0F
F0DefaultVal	0	3

CANFD1_CH0_CREL: STEP		
Field	Rev 0E	Rev 0F
F1DefaultVal	0	2

CANFD1_CH0_CREL: SUBSTEP		
Field	Rev 0E	Rev 0F
F2DefaultVal	0	3

CANFD1_CH0_CREL: YEAR		
Field	Rev 0E	Rev 0F
F3DefaultVal	0	8

CANFD1_CH0_CREL: MON		
Field	Rev 0E	Rev 0F
F4DefaultVal	0	6

CANFD1_CH0_CREL: DAY		
Field	Rev 0E	Rev 0F
F5DefaultVal	0	9

CANFD1_CH0_RXF0S: F0GI		
Field	Rev 0E	Rev 0F
F3Comment	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF0A.F0AI	63. This field is updated by the software writing to RXF0A.F0AI.
		When the software reading the value immediately after writing to
		RXF0A.F0AI, this value should be read twice to ensure that the
		update is reflected.



CANFD1_CH0_RXF0S: F0FL		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF0A.F0AI, this value should be read twice to
		ensure that the update is reflected.

CANFD1_CH0_RXF1S: F1GI		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF1A.FAI	63. This field is updated by the software writing to RXF1A.F1AI.
		When the software reading the value immediately after writing to
		RXF1A.F1AI, this value should be read twice to ensure that the
		update is reflected.

CANFD1_CH0_RXF1S: F1FL		
Field	Rev 0E	Rev 0F
F5Comment	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1, range 0 to 64.	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1, range 0 to 64. When the software reading the value immediately after writing to RXF1A.F1AI, this value should be read twice to ensure that the update is reflected.

CANFD1_CH0_TXEF	CANFD1_CH0_TXEFS: EFGI		
Field	Rev 0E	Rev 0F	
F3Comment	Event FIFO Get Index Tx Event FIFO read index pointer, range	Event FIFO Get Index Tx Event FIFO read index pointer, range	
	0 to 31.	0 to 31. This field is updated by the software writing to TX-	
		EFA.EFAI. When the software reading the value immediately af-	
		ter writing to TXEFA.EFAI, this value should be read twice to	
		ensure that the update is reflected.	

Document Number: 002-29854 0E/0F



CANFD1_CH0_TXEFS: EFFL		
Field	Rev 0E	Rev 0F
F4Comment	Event FIFO Fill Level Number of elements stored in Tx Event	Event FIFO Fill Level Number of elements stored in Tx Event
	FIFO, range 0 to 32.	FIFO, range 0 to 32. When the software reading the value imme-
		diately after writing to TXEFA.EFAI, this value should be read
		twice to ensure that the update is reflected.

CANFD1_CH0_TTOST: CANFD1_CH0_TTOST		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x00000080

CANFD1_CH0_TTOST: QCS		
Field	Rev 0E	Rev 0F
F9DefaultVal	0	1

CANFD1_CH1_CREL: CANFD1_CH1_CREL		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x32380609

CANFD1_CH1_CREL: REL		
Field	Rev 0E	Rev 0F
F0DefaultVal	0	3

CANFD1_CH1_CREL: STEP		
Field	Rev 0E	Rev 0F
F1DefaultVal	0	2

CANFD1_CH1_CREL: SUBSTEP		
Field	Rev 0E	Rev 0F
F2DefaultVal	0	3



CANFD1_CH1_CREL: YEAR		
Field	Rev 0E	Rev 0F
F3DefaultVal	0	8

CANFD1_CH1_CREL: MON		
Field	Rev 0E	Rev 0F
F4DefaultVal	0	6

CANFD1_CH1_CREL: DAY		
Field	Rev 0E	Rev 0F
F5DefaultVal	0	9

CANFD1_CH1_RXF0S: F0GI		
Field	Rev 0E	Rev 0F
F3Comment	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to	Rx FIFO 0 Get Index Rx FIFO 0 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF0A.F0AI	63. This field is updated by the software writing to RXF0A.F0AI.
		When the software reading the value immediately after writing to
		RXF0A.F0AI, this value should be read twice to ensure that the
		update is reflected.

CANFD1_CH1_RXF0S: F0FL		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,	Rx FIFO 0 Fill Level Number of elements stored in Rx FIFO 0,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF0A.F0AI, this value should be read twice to
		ensure that the update is reflected.

CANFD1_CH1_RXF1S: F1GI		
Field	Rev 0E	Rev 0F
F4Comment	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to	Rx FIFO 1 Get Index Rx FIFO 1 read index pointer, range 0 to
	63. This field is updated by the software writing to RxF1A.FAI	63. This field is updated by the software writing to RXF1A.F1AI.
		When the software reading the value immediately after writing to
		RXF1A.F1AI, this value should be read twice to ensure that the
		update is reflected.



CANFD1_CH1_RXF1S: F1FL		
Field	Rev 0E	Rev 0F
F5Comment	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,	Rx FIFO 1 Fill Level Number of elements stored in Rx FIFO 1,
	range 0 to 64.	range 0 to 64. When the software reading the value immediately
		after writing to RXF1A.F1AI, this value should be read twice to
		ensure that the update is reflected.

CANFD1_CH1_TXEFS: EFGI		
Field	Rev 0E	Rev 0F
F3Comment	Event FIFO Get Index Tx Event FIFO read index pointer, range	Event FIFO Get Index Tx Event FIFO read index pointer, range
	0 to 31.	0 to 31. This field is updated by the software writing to TX-
		EFA.EFAI. When the software reading the value immediately af-
		ter writing to TXEFA.EFAI, this value should be read twice to
		ensure that the update is reflected.

CANFD1_CH1_TXEFS: EFFL		
Field	Rev 0E	Rev 0F
F4Comment	Event FIFO Fill Level Number of elements stored in Tx Event	Event FIFO Fill Level Number of elements stored in Tx Event
	FIFO, range 0 to 32.	FIFO, range 0 to 32. When the software reading the value imme-
		diately after writing to TXEFA.EFAI, this value should be read
		twice to ensure that the update is reflected.

CANFD1_CH1_TTOST: CANFD1_CH1_TTOST		
Field	Rev 0E	Rev 0F
Default	0x00000000	0x00000080

CANFD1_CH1_TTOST: QCS		
Field	Rev 0E	Rev 0F
F9DefaultVal	0	1



SCB0_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB1_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in FIFO mode.	SCB is ready to transfer data and EMPTY is '1'. Only used in FIFO mode. (Note: This bit may be set unintentionally, even if
	riro mode.	the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB2_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB3_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)



SCB4_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	Attempt to read from an empty TX FIFO. This happens when
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB5_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB6_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB7_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	Attempt to read from an empty TX FIFO. This happens when
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)



SCB8_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB9_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	Attempt to read from an empty TX FIFO. This happens when
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB10_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)

SCB11_INTR_TX: UNDERFLOW		
Field	Rev 0E	Rev 0F
F4Comment	Attempt to read from an empty TX FIFO. This happens when	Attempt to read from an empty TX FIFO. This happens when
	SCB is ready to transfer data and EMPTY is '1'. Only used in	SCB is ready to transfer data and EMPTY is '1'. Only used in
	FIFO mode.	FIFO mode. (Note: This bit may be set unintentionally, even if
		the FIFO is not empty. Workaround: Ignore the bit when the
		clock frequency of the AHB bus is greater than 3x the internal
		frequency of SCB and the FIFO is not empty)



MIXER0_MIXER_DST_STRUCT_INTR_DST_MASKED: MIXER0_MIXER_DST_STRUCT_INTR_DST_MASKED		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

MIXER1_MIXER_DST_STRUCT_INTR_DST_MASKED: MIXER1_MIXER_DST_STRUCT_INTR_DST_MASKED		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH0_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH0_RESULT: PASS0_SAR0_CH0_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH1_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH1_RESULT: PASS0_SAR0_CH1_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH2_SAMPLE_CTL: SAMPLE_TIME			
Field	Rev 0E	Rev 0F	
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-	
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of	
	20MHz.	26.7MHz.	

PASS0_SAR0_CH2_RESULT: PASS0_SAR0_CH2_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASSO_SARO_CH3_SAMPLE_CTL: SAMPLE_TIME			
Field	Rev 0E	Rev 0F	
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-	
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of	
	20MHz.	26.7MHz.	

PASS0_SAR0_CH3_RESULT: PASS0_SAR0_CH3_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASSO_SARO_CH4_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH4_RESULT: PASS0_SAR0_CH4_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH5_SAMPLE_CTL: SAMPLE_TIME			
Field	Rev 0E	Rev 0F	
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-	
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of	
	20MHz.	26.7MHz.	

PASS0_SAR0_CH5_RESULT: PASS0_SAR0_CH5_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASSO_SARO_CH6_SAMPLE_CTL: SAMPLE_TIME			
Field	Rev 0E	Rev 0F	
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-	
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of	
	20MHz.	26.7MHz.	

PASS0_SAR0_CH6_RESULT: PASS0_SAR0_CH6_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH7_SAMPLE_CTL: SAMPLE_TIME			
Field	Rev 0E	Rev 0F	
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-	
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of	
	20MHz.	26.7MHz.	

PASS0_SAR0_CH7_RESULT: PASS0_SAR0_CH7_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH8_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH8_RESULT: PASS0_SAR0_CH8_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH9_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH9_RESULT: PASS0_SAR0_CH9_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH10_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH10_RESULT: PASS0_SAR0_CH10_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH11_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH11_RESULT: PASS0_SAR0_CH11_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH12_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH12_RESULT: PASS0_SAR0_CH12_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH13_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH13_RESULT: PASS0_SAR0_CH13_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH14_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH14_RESULT: PASS0_SAR0_CH14_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH15_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH15_RESULT: PASS0_SAR0_CH15_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH16_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH16_RESULT: PASS0_SAR0_CH16_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH17_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH17_RESULT: PASS0_SAR0_CH17_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH18_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH18_RESULT: PASS0_SAR0_CH18_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH19_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH19_RESULT: PASS0_SAR0_CH19_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH20_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH20_RESULT: PASS0_SAR0_CH20_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH21_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH21_RESULT: PASS0_SAR0_CH21_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH22_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH22_RESULT: PASS0_SAR0_CH22_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH23_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH23_RESULT: PASS0_SAR0_CH23_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH24_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH24_RESULT: PASS0_SAR0_CH24_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH25_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH25_RESULT: PASS0_SAR0_CH25_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH26_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH26_RESULT: PASS0_SAR0_CH26_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH27_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH27_RESULT: PASS0_SAR0_CH27_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH28_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH28_RESULT: PASS0_SAR0_CH28_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained



PASS0_SAR0_CH29_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH29_RESULT: PASS0_SAR0_CH29_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH30_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH30_RESULT: PASS0_SAR0_CH30_RESULT		
Field	Rev 0E	Rev 0F
Retention	Retained	Not Retained

PASS0_SAR0_CH31_SAMPLE_CTL: SAMPLE_TIME		
Field	Rev 0E	Rev 0F
F1Comment	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0	Sample time (aperture) in ADC clock cycles. Minimum is 1 (0
	gives the same result as 1), minimum time needed for proper set-	gives the same result as 1), minimum time needed for proper set-
	tling is at least 300ns, i.e. 6 clock cycles at the max frequency of	tling is at least 412ns, i.e.11 clock cycles at the max frequency of
	20MHz.	26.7MHz.

PASS0_SAR0_CH31_RESULT: PASS0_SAR0_CH31_RESULT			
Field	Rev 0E	Rev 0F	
Retention	Retained	Not Retained	



VIDEOSS0_MIPICSI_MIPICSI_STRUCT_MIPICSI_WRAP_DPHY_CTL: ENP_DESER		
Field	Rev 0E	Rev 0F
F0Comment	To override the deserializer token detector and enable token de-	To override the deserializer token detector and enable token de-
	tection in CIL. 1'b1: Sync token detection in the CIL. 1'b0:	tection in CIL. 1'b1: Sync token detection in the CIL. 1'b0:
	Sync token detection in the hard macro. For characterization	Sync token detection in the hard macro. For characterization
	and debug, we can disable this feature and enable it in the CIL	and debug, we can disable this feature and enable it in the
	(can be set to '1' for INT_LB, HSRX_SEQ and HSRX tests).	CIL (can be set to '1' for INT_LB, HSRX_SEQ and HSRX
	With ENP_DESER=1 every lane operates independent, with	tests). With ENP_DESER=1 every lane operates independent,
	ENP_DESER=0 all lanes at RX side will depend on lane 0 (de-	with ENP_DESER=0 all lanes at RX side will depend on lane
	fault for CSI application).	0 (default for CSI application). Note: Internal loopback test
		(INT_LB) shall use ENP_DESER=1.