

### **About this document**

### **Scope and purpose**

This application note demonstrates how to configure and use a SAR ADC in TRAVEO™ T2G automotive microcontrollers with a software trigger, a hardware trigger, group processing, averaging, range detection, pulse detection, diagnosis, and calibration.

#### Intended audience

This document is intended for anyone who uses the SAR ADC of the TRAVEO™ T2G automotive microcontrollers.

### **Associated part family**

TRAVEO™ T2G family

### **Table of contents**

Abou	ut this document	1
Table	e of contents	1
1	Introduction	4
2	Software trigger procedure	5
2.1	Basic ADC global settings	
2.2	ADC global settings	5
2.2.1	Use case	6
2.2.2	Configuration	6
2.2.3	Sample code	7
2.3	Logical channel settings with software trigger	9
2.3.1	Use case	9
2.3.2	Configuration	10
2.3.3	Sample code	13
2.4	A/D conversion ISR with software trigger	16
2.4.1	Use case	16
2.4.2	Configuration	17
2.4.3	Sample code	17
3	Hardware trigger procedure	19
3.1	Logical channel setting with hardware trigger	19
3.1.1	Use case	20
3.1.2	Configuration	20
3.1.3	Sample code	22
3.2	A/D conversion ISR with hardware trigger	29
3.2.1	Use case	29
3.2.2	Configuration	29



### **Table of contents**

3.2.3	Sample code	30
4	Group procedure	31
4.1	Logical channel settings for group procedure	31
4.1.1	Use case	32
4.1.2	Configuration	33
4.1.3	Sample code	
4.2	A/D conversion ISR for group	
4.2.1	Use case	
4.2.2	Configuration	
4.2.3	Sample code	37
5	Averaging procedure	
5.1	Averaging settings	
5.1.1	Use case	
5.1.2	Configuration	
5.1.3	Sample code	40
6	Range detection procedure	41
6.1	Range detection settings	41
6.1.1	Use case	42
6.1.2	Configuration	42
6.1.3	Sample code	
6.2	A/D conversion ISR for range detection	
6.2.1	Configuration	
6.2.2	Sample code	46
7	Pulse detection procedure	47
7.1	Pulse detection settings	
7.1.1	Use case	
7.1.2	Configuration	
7.1.3	Sample code	
7.2	A/D conversion ISR for pulse detection	
7.2.1	Configuration	
7.2.2	Sample code	
8	Diagnosis function	
8.1	Check VZT and VFST	
8.2	Diagnosis procedure	
8.2.1	Use case	
8.2.2	Configuration	
8.2.3	Sample code	
9	Calibration function	
9.1	Offset adjustment direction	
9.2	Gain adjustment direction	
9.3	Calibration procedure	
9.3.1	Configuration	
9.3.2	Sample code	
9.4	Offset adjustment procedure	
9.4.1 9.4.2	Use case	
9.4.2 9.4.3	Configuration	
9.4.3 9.5	Gain adjustment procedure	
9.5.1	Use case	
J.J.I	UJC CUJC	



### **Table of contents**

9.5.2	Configuration	70
9.5.3		
10	Temperature sensor	73
10.1	Temperature measurement procedure	
10.2	Use case	
10.3	Configuration	75
10.4	Sample code	76
11	Glossary	83
	Related documents	
13	Other references	85
Revis	sion history	86



#### Introduction

#### Introduction 1

This application note describes how to use a SAR ADC for Infineon TRAVEO™ T2G automotive microcontrollers. The SAR ADC converts analog input voltages into digital values. The analog channels can be an individual or grouped. Each channel can be triggered by software or hardware. The SAR ADC features averaging, range detection, pulse detection and diagnosis and calibration.

In general, the ADC result is affected by the environment, such as power supply voltage, reference voltage, input analog voltage, temperature, and noise. Therefore, calibration and averaging of the multiple ADC results are recommended to mitigate the influence of the environment.

To understand the functionality described and terminology used in this application note, see the "SAR ADC" chapter of the architecture technical reference manual (TRM).



Software trigger procedure

# 2 Software trigger procedure

**Figure 1** shows an example application that converts the given voltage values to pin ADC[0]\_0 of the MCU to digital values. Analog-to-digital conversion is repeated in the interrupt service routine by using a software trigger.




Figure 1 Example of analog-to-digital conversion connection

To implement this application, use the following sections that describe the procedure for setting the ADC channel. These sections also provide an example for using a software trigger.

### 2.1 Basic ADC global settings

This section describes how to configure the ADC based on a use case using the sample driver library (SDL). The code snippets in this application note are part of SDL. See **Other references**.

SDL has a configuration part and a driver part. The configuration part configures the parameter values for the desired operation. The driver part configures each register based on the parameter values in the configuration part. You can configure the configuration part according to your system.

# 2.2 ADC global settings

The following are the procedures to configure common ADC settings in each channel:

- ADC enable and auto idle power down setting by the SARn\_CTL register
- Debug freeze setting by the PASS\_PASS\_CTL register

Figure 2 shows an example of the ADC global settings.




Figure 2 Example of ADC global settings



### **Software trigger procedure**

#### 2.2.1 **Use case**

The following use case is an example of ADC global setting:

• ADC logical channel: 0

• ADC operation frequency: 26.67 MHz

• Auto idle power down: 0 (Disable)

Power-up time: 0 (Disable)

• SAR IP: 1 (Enable)

SAR ADC and SARSEQ: 1(Enable)

• SARMUX: 1 (Enable)

#### Configuration 2.2.2

Table 1 lists the parameters and Table 2 lists the functions of the configuration part of in SDL for ADC global settings.

**List of ADC global settings parameters** Table 1

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
CY_ADC_BAD_PARAM	Bad parameter was passed	0x01ul
FreezeConfig.enableFreezeAdc0	Freezes ADC0 in debug mode	0ul
FreezeConfig.enableFreezeAdc1	Freezes ADC1 in debug mode	0ul
FreezeConfig.enableFreezeAdc2	Freezes ADC2 in debug mode	0ul
FreezeConfig.enableFreezeAdc3	Freezes ADC3 in debug mode	0ul
adcConfig.preconditionTime	Pre-condition time	0ul
adcConfig.powerupTime	Power-up time	0ul
adcConfig.enableIdlePowerDown	Enables idle power down	false
adcConfig.msbStretchMode	MSB stretch mode	1ul
	0: CY_ADC_MSB_STRETCH_MODE_1CYCLE	
	1: CY_ADC_MSB_STRETCH_MODE_2CYCLE	
adcConfig.enableHalfLsbConv	Enables the half-LSB conversion	0ul
adcConfig.sarMuxEnable	Enables SAR MUX	true
adcConfig.adcEnable	Enables ADC	true
adcConfig.sarIpEnable	Enables SAR IP	true

Table 2 List of ADC global settings functions

Functions	Description	Value
Cy_Adc_Init(PASS SAR,ADC Configure)	Initializes the ADC module	PASS SAR = BB POTI ANALOG MACRO
· · · · · · · · · · · · · · · · · · ·		ADC Configure = adcConfig



### Software trigger procedure

### 2.2.3 Sample code

This section demonstrates a sample code for the initial configuration of ADC global settings. The following description will help you understand the register notation of the driver part of the SDL:

- base->unENABLE.stcField.u1CHAN\_EN is the PASS0\_SAR0\_CH0\_ENABLE.CHAN\_EN setting mentioned in the registers TRM. Other registers are also described in the same manner.
- Performance improvement measures: To improve the performance of register setting, the SDL writes a complete 32-bit data to the register. Each bit field is generated in advance in a bit-writable buffer and written to the register as the final 32-bit data.

```
unPostCtl.u32Register
                                    = base->unPOST CTL.u32Register;
unPostCtl.stcField.u3POST PROC
                                    = config->postProcessingMode;
                                    = config->resultAlignment;
unPostCtl.stcField.u1LEFT ALIGN
unPostCtl.stcField.u1SIGN EXT
                                    = config->signExtention;
unPostCtl.stcField.u8AVG CNT
                                    = config->averageCount;
unPostCtl.stcField.u5SHIFT R
                                    = config->rightShift;
unPostCtl.stcField.u2RANGE MODE
                                    = config->rangeDetectionMode;
unPostCtl.stcField.u5SHIFT R
                                    = config->rightShift;
unPostCtl.stcField.u2RANGE MODE
                                    = config->rangeDetectionMode;
base->unPOST CTL.u32Register
                                    = unPostCtl.u32Register;
```

See *cyip\_pass.h* under *hdr/rev\_x/ip* for more information on the union and structure representation of registers.

### Code Listing 1 General configuration of ADC global settings

```
#define BB_POTI_ANALOG MACRO
                                     CY ADC POT MACRO
/* Control freeze feature for debugging. */
cy_stc_adc_debug_freeze_config_t FreezeConfig =
    /* If true, freeze ADC0 in debug mode. */
    .enableFreezeAdc0 = 0ul,
    .enableFreezeAdc1 = Oul,
    .enableFreezeAdc2 = Oul,
    .enableFreezeAdc3 = 0ul.
};
int main (void)
    enable irq(); /* Enable global interrupts. */
   /* Initialize ADC */
                                                                                ADC Configuration.
        cy stc adc config t adcConfig =
                                  = 0ul,
            .preconditionTime
            .powerupTime
                                 = 0ul,
            .enableIdlePowerDown = false,
            .msbStretchMode
                               = CY ADC MSB STRETCH MODE 2CYCLE,
            .enableHalfLsbConv
                                 = 0u1,
                                 = true,
            .sarMuxEnable
            .adcEnable
                                 = true,
                                                                      ADC Initialize. See Code Listing 2.
                                 = true,
            .sarIpEnable
        Cy Adc Init (BB POTI ANALOG MACRO, &adcConfig);
        Cy_Adc_SetDebugFreezeMode(PASSO EPASS MMIO, &FreezeConfig);
                                                                Set Debug freeze mode. See Code Listing 3.
    for(::)
```



#### **Software trigger procedure**

#### **Code Listing 1 General configuration of ADC global settings**

#### **Code Listing 2** Cy\_Adc\_Init() function

```
cy_en_adc_status_t Cy_Adc_Init(volatile stc_PASS_SAR_t * base, const cy_stc_adc_config_t * config)
   cy_en_adc_status_t ret = CY_ADC_SUCCESS;
   un PASS SAR CTL t unSarCtl = { 0 };
   if (NULL != config)
        /* CTL register setting */
                                                                                   (1) Enable DC Setting.
       base->unPRECOND CTL.stcField.u4PRECOND TIME = config->preconditionT
                                                                                   Auto Idle Power Down
                                                                                   Setting.
        /* CTL register setting */
        unSarCtl.stcField.u8PWRUP_TIME = config->powerupTime;
        unSarCtl.stcField.u1IDLE PWRDWN = config->enableIdlePowerDown ? 1ul
        unSarCtl.stcField.u1MSB_STRETCH = config->msbStretchMode;
        unSarCtl.stcField.u1HALF LSB = config->enableHalfLsbConv ? 1ul : 0ul;
       unSarCtl.stcField.u1SARMUX EN = config->sarMuxEnable ? 1ul : 0ul;
       unSarCtl.stcField.u1ADC_EN = config->adcEnable ? 1ul : 0ul;
unSarCtl.stcField.u1ENABLED = config->sarIpEnable ? 1ul : 0ul;
                                        = unSarCtl.u32Register;
        base->unCTL.u32Register
   else
        ret = CY ADC BAD PARAM;
   return ret;
```

#### Cy\_Adc\_SetDebugFreezeMode () function Code Listing 3

```
cy_en_adc_status_t Cy_Adc_SetDebugFreezeMode(volatile stc_PASS_EPASS_MMIO_t * base, const
cy_stc_adc_debug_freeze_config_t * config)
   cy_en_adc_status_t ret = CY_ADC_SUCCESS;
uint32 t temp = Oul;
                        temp = 0u\overline{1};
   if (NULL != config)
        temp |= (config->enableFreezeAdc0) ? 1ul : 0ul;
        temp |= (config->enableFreezeAdc1) ? 2ul : 0ul;
        temp |= (config->enableFreezeAdc2) ? 4ul : Oul;
        temp |= (config->enableFreezeAdc3) ? 8ul : Oul;
        base->unPASS CTL.stcField.u4DBG FREEZE EN = temp;
                                                                                   (2) Debug Freeze disabled
   else
                                                                                   by default.
        ret = CY ADC BAD PARAM;
   return ret;
```



### Software trigger procedure

### 2.3 Logical channel settings with software trigger

Each logical channel has one A/D conversion result register. A logical channel can be assigned as any analog input (ADC[n]\_i) by setting the SARn\_CHx\_SAMPLE\_CTL register.

**Figure 3** shows the example of logical channel setting with a software trigger. In this example, the minimum value of the sample time is used. To find the proper sample time for your system, see the datasheet mentioned in **Related documents**.




Figure 3 Example of logical channel setting with software trigger

Logical channel 0 is used in this example. Any logical channel will work in this application if a proper analog input is selected.

#### 2.3.1 Use case

The following use case is an example of logical channel setting with software trigger.

- Analog input: ADC[0]\_0
- Sample time: 412.5 ns = 11 / (80 MHz /3)
- ADC trigger selection: OFF
- Channel priority: 0 (highest)
- Channel pre-emption type: Finish resume
- Channel group: The last channel
- ADC done level: Pulse
- ADC pin/port address: ADC[0]\_0
- External analog MUX: 0, Enable
- Pre-conditioning mode: OFF
- Overlap diagnostics mode: OFF
- Calibration value select: Regular



### **Software trigger procedure**

• Post processing mode: None

• Result alignment: Right

• Sign extension: Unsigned

• Averaging count: 0

• Shift right: 0

• Mask group: Done/Not cancelled/Not overflow

Mask channel: Not range/Not pulse/Not overflow

# 2.3.2 Configuration

**Table 3** lists the parameters and **Table 4** lists the functions of the configuration part of in SDL for logical channel settings with software trigger.

Table 3 Logical channel settings with software trigger parameters

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MAC RO: PASS0_SAR0
BB_POTI_ANALOG_INPUT_NO	Analog input number for the potentiometer on the TRAVEO™ T2G baseboard	CH0 (CH[ADC_LOGICAL _CHANNEL])
adcConfig.msbStretchMode	MSB stretch mode	1ul (See <b>Table 1</b> )
adcChannelConfig.triggerSelection	Trigger OFF  0: CY_ADC_TRIGGER_OFF  1: CY_ADC_TRIGGER_TCPWM  2: CY_ADC_TRIGGER_GENERIC0  3: CY_ADC_TRIGGER_GENERIC1  4: CY_ADC_TRIGGER_GENERIC2  5: CY_ADC_TRIGGER_GENERIC3  6: CY_ADC_TRIGGER_GENERIC4	Oul
	7: CY_ADC_TRIGGER_CONTINUOUS	
adcChannelConfig.channelPriority	Channel priority	0ul
adcChannelConfig.preenptionType	Pre-emption type 0: CY_ADC_PREEMPTION_ABORT_CANCEL 1: CY_ADC_PREEMPTION_ABORT_RESTART 2: CY_ADC_PREEMPTION_ABORT_RESUME 3: CY_ADC_PREEMPTION_FINISH_RESUME	3ul
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level 0: CY_ADC_DONE_LEVEL_PULSE 1: CY_ADC_DONE_LEVEL_LEVEL	Oul
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG _INPUT_NO
adcChannelConfig.portAddress	Port address  0: CY_ADC_PORT_ADDRESS_SARMUX0  1: CY_ADC_PORT_ADDRESS_SARMUX1  2: CY_ADC_PORT_ADDRESS_SARMUX2  3: CY_ADC_PORT_ADDRESS_SARMUX3	Oul



## Software trigger procedure

Description	Value
External MUX select	0ul
Enables external MUX	true
Pre-condition mode  0: CY_ADC_PRECONDITION_MODE_OFF  1: CY_ADC_PRECONDITION_MODE_VREFL  2: CY_ADC_PRECONDITION_MODE_VREFH  3: CY_ADC_PRECONDITION_MODE_DIAG	Oul
Overlap diagnostics mode  0: CY_ADC_OVERLAP_DIAG_MODE_OFF  1: CY_ADC_OVERLAP_DIAG_MODE_HALF  2: CY_ADC_OVERLAP_DIAG_MODE_FULL  3: CY_ADC_OVERLAP_DIAG_MODE_MUX_DIAG	Oul
Sample time	samplingCycle (Calculated Value)
Calibration value select 0: CY_ADC_CALIBRATION_VALUE_REGULAR 1: CY_ADC_CALIBRATION_VALUE_ALTERNATE	Oul
Post-processing mode  0: CY_ADC_POST_PROCESSING_MODE_NONE  1: CY_ADC_POST_PROCESSING_MODE_AVG  2:     CY_ADC_POST_PROCESSING_MODE_AVG_RAN     GE  3: CY_ADC_POST_PROCESSING_MODE_RANGE  4:     CY_ADC_POST_PROCESSING_MODE_RANGE_P ULSE	Oul
Result alignment 0: CY_ADC_RESULT_ALIGNMENT_RIGHT	Oul
Sign extension 0: CY_ADC_SIGN_EXTENTION_UNSIGNED 1: CY_ADC_SIGN_EXTENTION_SIGNED	Oul
Average count	0ul
Right shift	0ul
Range detection mode  0:  CY_ADC_RANGE_DETECTION_MODE_BELOW_L  0  1:  CY_ADC_RANGE_DETECTION_MODE_INSIDE_RA  NGE  2:  CY_ADC_RANGE_DETECTION_MODE_ABOVE_HI  3:	1ul
	External MUX select  Enables external MUX  Pre-condition mode  0: CY_ADC_PRECONDITION_MODE_OFF  1: CY_ADC_PRECONDITION_MODE_VREFL  2: CY_ADC_PRECONDITION_MODE_VREFH  3: CY_ADC_PRECONDITION_MODE_DIAG  Overlap diagnostics mode  0: CY_ADC_OVERLAP_DIAG_MODE_OFF  1: CY_ADC_OVERLAP_DIAG_MODE_HALF  2: CY_ADC_OVERLAP_DIAG_MODE_HALF  2: CY_ADC_OVERLAP_DIAG_MODE_MUX_DIAG  Sample time  Calibration value select  0: CY_ADC_CALIBRATION_VALUE_REGULAR  1: CY_ADC_CALIBRATION_VALUE_ALTERNATE  Post-processing mode  0: CY_ADC_POST_PROCESSING_MODE_NONE  1: CY_ADC_POST_PROCESSING_MODE_AVG  2: CY_ADC_POST_PROCESSING_MODE_AVG_RAN  GE  3: CY_ADC_POST_PROCESSING_MODE_RANGE  4: CY_ADC_POST_PROCESSING_MODE_RANGE  4: CY_ADC_POST_PROCESSING_MODE_RANGE  4: CY_ADC_POST_PROCESSING_MODE_RANGE  1: CY_ADC_RESULT_ALIGNMENT_RIGHT  1: CY_ADC_RESULT_ALIGNMENT_LEFT  Sign extension  0: CY_ADC_RESULT_ALIGNMENT_LEFT  Sign extension  0: CY_ADC_SIGN_EXTENTION_UNSIGNED  1: CY_ADC_SIGN_EXTENTION_UNSIGNED  Average count  Right shift  Range detection mode  0: CY_ADC_RANGE_DETECTION_MODE_BELOW_L  0  1: CY_ADC_RANGE_DETECTION_MODE_INSIDE_RA  NGE  2: CY_ADC_RANGE_DETECTION_MODE_ABOVE_HI



## Software trigger procedure

Parameters	Description	Value
adcChannelConfig.rangeDetectionL oThreshold	Range detection low threshold	0x0000ul
adcChannelConfig.rangeDetectionH iThreshold	Range detection high threshold	0x0FFFul
adcChannelConfig.mask.grpDone	Mask group done	true
adcChannelConfig.mask.grpCancell ed	Mask group cancelled	false
adcChannelConfig.mask.grpOverflo w	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false

#### Functions for logical channel settings with software trigger Table 4

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
Cy_Adc_Channel_SetInterrup tMask(PASS SARchannel, INTR Source)	Sets the ADC channel interrupt mask	PASS SARchannel = base INTR Source = mask
Cy_SysInt_InitIRQ(Config)	Initializes the referenced system interrupt by setting the interrupt vector	Config = irq_cfg
Cy_Adc_Channel_Enable(SARc hannel)	Enables the corresponding channel	SARchannel = PASS_SAR_CH
<pre>Cy_Adc_Channel_SoftwareTri gger(PASS SARchannel)</pre>	Issues a software start trigger	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]



### **Software trigger procedure**

#### 2.3.3 Sample code

See Code Listing 4 to Code Listing 9 for sample code for initial configuration of logical channel settings with software trigger settings.

#### **Code Listing 4 General configuration of ADC global settings**

```
#define BB POTI ANALOG MACRO
                                  CY ADC POT MACRO
#define BB POTI ANALOG INPUT NO
                                  ((cy en adc pin address t)CY ADC POT IN NO)
int main (void)
    enable irq(); /* Enable global interrupts. */
                                                                          ADC Configuration.
  /* Initialize ADC */
       cy_stc_adc_config_t adcConfig =
           .preconditionTime
                               = 0ul
                                                                              (1) Logical channel
           .powerupTime
                               = 0ul.
                                                                              priority setting
           .enableIdlePowerDown = false,
           .msbStretchMode
                               = CY ADC MSB STRETCH MODE 2CYCLE,
                                                                              Trigger type setting
                              = 0ul,
           .enableHalfLsbConv
                                                                              Preemption type
           .sarMuxEnable
                               = true,
           .adcEnable
                               = true,
                                                                              setting
                               = true,
           .sarIpEnable
                                                                              Group End setting
       cy_stc_adc_channel_config_t adcChannelConfig =
                                                                              Level or pulse
                                                                              selection
                                     = CY ADC TRIGGER OFF,
           .triggerSelection
           .channelPriority
                                     = 0ul,
           .preenptionType
                                     = CY ADC PREEMPTION FINISH RESUME,
           .isGroupEnd
                                     = true,
           .doneLevel
                                     = CY ADC DONE LEVEL PULSE,
           .pinAddress
                                     = BB POTI ANALOG INPUT NO,
                                     = CY ADC PORT ADDRESS SARMUX0,
           .portAddress
           .extMuxSelect
                                     = 0ul,
                                                                                     (2) Analog
           .extMuxEnable
                                     = true,
                                                                                     input setting
           .preconditionMode
                                    = CY ADC PRECONDITION MODE OFF,
           .overlapDiagMode
                                    = CY ADC OVERLAP DIAG MODE OFF,
                                                                                     Sample time
           .sampleTime
                                    = 0ul,
                                                                                     setting
           .calibrationValueSelect = CY_ADC_CALIBRATION_VALUE_REGULAR,
           .resultAlignment
           .signExtention
                                    = CY ADC SIGN EXTENTION UNSIGNED,
           .averageCount
                                     = 0u\overline{1},
           .rightShift
                                     = CY_ADC_RANGE_DETECTION_MODE_INSIDE_RANGE,
                                                                                     Continuation
           .rangeDetectionMode
           .rangeDetectionLoThreshold = 0 \times \overline{00000}ul,
                                                                                     of (2)
           .rangeDetectionHiThreshold = 0x0FFFul,
           .mask.grpDone
                                     = true,
                                                          (3) Interrupt mask
           .mask.grpCancelled
                                     = false.
                                                          setting
           .mask.grpOverflow
                                     = false,
           .mask.chRange
                                     = false,
           .mask.chPulse
                                     = false,
           .mask.chOverflow
                                     = false,
       };
                   ADC Initialize. See Code Listing 2.
                                                          Initialize ADC Channel. See Code Listing 5.
       Initialize Interrupt Request. See Code Listing 7.
       Cy_SysInt_InitIRQ(&irq_cfg);
                                                         Enable ADC Channel. See Code Listing 8.
    /* Enable ADC ch. */
   Cy Adc Channel Enable(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
   /* Issue SW trigger */
```



#### Software trigger procedure

#### **Code Listing 4 General configuration of ADC global settings**

```
Cy Adc Channel SoftwareTrigger(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
for(;;)
                                                      Software Trigger Setting. See Code Listing 9.
```

#### **Code Listing 5** Cy\_Adc\_Channel\_Init() function

```
cy en adc status t Cy Adc Channel Init(volatile stc PASS SAR CH t * base, const
cy stc adc channel config t * config)
    cy en adc status t
                                             = CY ADC SUCCESS;
                                             = \{ \overline{0}ul \};
   un_PASS_SAR_CH_TR_CTL t
                                unTrCtl
   un PASS SAR CH SAMPLE CTL t unSampleCtl = { Oul };
   un_PASS_SAR_CH_POST_CTL_t unPostCtl = { Oul };
    un PASS SAR CH RANGE CTL t unRangeCtl = { Oul };
   un PASS SAR CH INTR t
                                unIntr
    if (NULL != config)
:
        /* Clear whole interrupt flags */
        unIntr.stcField.u1CH_OVERFLOW
                                             = 1111:
        unIntr.stcField.u1CH PULSE
                                            = 1ul;
        unIntr.stcField.u1CH RANGE
                                             = 1ul;
       unIntr.stcField.u1GRP_CANCELLED
unIntr.stcField.u1GRP_DONE
                                            = 1ul;
                                            = 1ul;
        unIntr.stcField.u1GRP_OVERFLOW
                                            = 1ul;
        base->unINTR.u32Register
                                            = unIntr.u32Register;
        unTrCtl.stcField.u3SEL
                                            = config->triggerSelection;
        unTrCtl.stcField.u3PRIO
                                            = config->channelPriority;
        unTrCtl.stcField.u2PREEMPT TYPE
                                            = config->preenptionType;
        unTrCtl.stcField.u1GROUP END
                                            = config->isGroupEnd ? 1ul : Oul;
        unTrCtl.stcField.u1DONE LEVEL
                                            = config->doneLevel ? 1ul : Oul;
                                            = unTrCtl.u32Register;
       base->unTR_CTL.u32Register
        unSampleCtl.stcField.u6PIN ADDR
                                            = config->pinAddress;
                                            = config->portAddress;
        unSampleCtl.stcField.u2PORT ADDR
        unSampleCtl.stcField.u3EXT MUX SEL = config->extMuxSelect;
                                            = config->extMuxEnable ? 1ul : Oul;
        unSampleCtl.stcField.u1EXT_MUX_EN
        unSampleCtl.stcField.u2PRECOND MODE = config->preconditionMode;
        unSampleCtl.stcField.u2OVERLAP DIAG = config->overlapDiagMode;
        unSampleCtl.stcField.u12SAMPLE_TIME = config->sampleTime;
        unSampleCtl.stcField.u1ALT CAL
                                            = config->calibrationValueSelect;
        base->unSAMPLE CTL.u32Register
                                            = unSampleCtl.u32Register;
        unPostCtl.stcField.u3POST PROC
                                            = config->postProcessingMode;
        unPostCtl.stcField.u1LEFT_ALIGN
                                            = config->resultAlignment;
        unPostCtl.stcField.u1SIGN EXT
                                            = config->signExtention;
        unPostCtl.stcField.u8AVG CNT
                                             = config->averageCount;
        unPostCtl.stcField.u5SHIFT R
                                            = config->rightShift;
        unPostCtl.stcField.u2RANGE MODE
                                            = config->rangeDetectionMode;
       base->unPOST CTL.u32Register
                                            = unPostCtl.u32Register;
        unRangeCtl.stcField.u16RANGE LO
                                            = config->rangeDetectionLoThreshold;
        unRangeCtl.stcField.u16RANGE HI
                                            = config->rangeDetectionHiThreshold;
        base->unRANGE_CTL.u32Register
                                            = unRangeCtl.u32Register;
        Cy Adc Channel SetInterruptMask(base, &config->mask); -
   else
                                                                  ADC Channel Set Interrupt Mask. See
        ret = CY ADC BAD PARAM;
                                                                  Code Listing 6.
   return ret;
```



#### Software trigger procedure

#### **Code Listing 6** Cy\_Adc\_Channel\_SetInterruptMask() function

```
cy_en_adc_status_t Cy_Adc_Channel_SetInterruptMask(volatile stc_PASS_SAR_CH_t * base, const
cy_stc_adc_interrupt_source_t * mask)
   cy_en_adc_status t ret = CY ADC SUCCESS;
   un_PASS_SAR_CH_INTR_MASK_t unMask = { Oul };
   if (NULL != mask)
       unMask.stcField.u1CH_OVERFLOW_MASK = mask->chOverflow
                                                               ? 1ul : Oul;
       unMask.stcField.u1CH PULSE MASK
                                           = mask->chPulse
                                                                ? 1ul : Oul;
                                         = mask->chRange
                                                               ? 1ul : 0ul;
       unMask.stcField.u1CH RANGE MASK
       unMask.stcField.u1GRP CANCELLED MASK = mask->grpCancelled ? 1ul : Oul;
       unMask.stcField.u1GRP_DONE_MASK = mask->grpDone
                                                            ? 1ul : 0ul;
       unMask.stcField.u1GRP_OVERFLOW_MASK = mask->grpOverflow ? 1ul : 0ul;
       base->unINTR MASK.u32Register
                                         = unMask.u32Register;
   else
       ret = CY ADC BAD PARAM;
   return ret;
```

#### Code Listing 7 Cy\_SysInt\_InitIRQ() function

```
cy en sysint status t Cy SysInt InitIRQ(const cy stc sysint irq t* config)
    cy en sysint status t status = CY SYSINT SUCCESS;
    #if (CY CPU CORTEX MOP)
        un CPUSS CMO SYSTEM INT CTL t unIntCtl = { Oul };
    #else
        #if defined (tviibe512k) || defined (tviibe1m) || defined (tviibe2m)|| defined (tviibe4m)
            un_CPUSS_CM4_SYSTEM_INT_CTL_t unIntCtl = { Oul };
        #elif defined (tviibh4m) || defined (tviibh8m) || defined (tviic2d6m) || defined (tviic2d4m) ||
defined (tviic2d6mddr)
            un CPUSS CM7 0 SYSTEM INT CTL t unIntCtl0 = { Oul };
            un CPUSS CM7 1 SYSTEM_INT_CTL_t unIntCtl1 = { Oul };
        #endif
    #endif
    if(NULL != config)
        #if (CY CPU CORTEX MOP) //rmkn u3CMO CPU INT IDX->u3CPU INT IDX
            #if defined (tviibe512k) || defined (tviibe1m) || defined (tviibe2m)|| defined (tviibe4m)
                unIntCtl.stcField.u3CPU INT IDX = (uint8 t)config->intIdx;
            \#elif defined (tviibh4m) || defined (tviibh8m) || defined (tviic2d6m) || defined
(tviic2d4m) || defined (tviic2d6mddr)
                unIntCtl.stcField.u3CM0 CPU INT IDX = (uint8 t)config->intIdx;
            unIntCtl.stcField.u1CPU INT VALID = config->isEnabled ? 1ul : 0ul;
            CPUSS->unCMO_SYSTEM_INT_CTL[config->sysIntSrc].u32Register = unIntCtl.u32Register;
        #else
            #if defined (tviibe512k) || defined (tviibe1m) || defined (tviibe2m)|| defined (tviibe4m)
                unIntCtl.stcField.u3CPU INT IDX = (uint8 t)config->intIdx;
                unIntCtl.stcField.u1CPU_INT_VALID = config->isEnabled ? 1ul : 0ul;
                CPUSS->unCM4_SYSTEM_INT_CTL[config->sysIntSrc].u32Register = unIntCtl.u32Register;
            #elif defined (tviibh4m) || defined (tviibh8m) || defined (tviic2d6m) || defined
(tviic2d4m) | | defined (tviic2d6mddr)
                if(CPUSS->unIDENTITY.stcField.u4MS == CPUSS MS ID CM7 0)
                                                                              (4) Set Interrupt Enable of
                     unIntCtl0.stcField.u4CPU INT IDX = (uint8 t)config-
                                                                              CM4, Interrupt structure
                     unIntCtl0.stcField.u1CPU INT VALID = config->isEnabl
                                                                              setting, Priority setting,
                     CPUSS->unCM7_0_SYSTEM_INT_CTL[config->sysIntSrc].u32
unIntCtl0.u32Register;
                                                                              Clear pending status and
                                                                              Enable IRQ.
                else // should be CPUSS MS ID CM7 1
                    unIntCtl1.stcField.u4CPU_INT_IDX = (uint8_t)config->intIdx;
unIntCtl1.stcField.u1CPU_INT_VALID = config->isEnabled ? 1ul : 0ul;
                    CPUSS->unCM7 1 SYSTEM INT CTL[config->sysIntSrc].u32Register =
unIntCtl1.u32Register;
```



### Software trigger procedure

### Code Listing 7 Cy\_SysInt\_InitIRQ() function

```
#endif
    #endif
}
else
{
    status = CY_SYSINT_BAD_PARAM;
}
return(status);
}
```

### Code Listing 8 Cy\_Adc\_Channel\_Enable() function

```
void Cy_Adc_Channel_Enable(volatile stc_PASS_SAR_CH_t * base)
{
   base->unENABLE.stcField.u1CHAN_EN = 1ul;
}
(5) Enable Channel 0.
```

### Code Listing 9 Cy\_Adc\_Channel\_SoftwareTrigger() function

```
void Cy_Adc_Channel_SoftwareTrigger(volatile stc_PASS_SAR_CH_t * base)
{
    base->unTR_CMD.stcField.ulSTART = 1ul;
}

(6) Enable Software Trigger.
```

## 2.4 A/D conversion ISR with software trigger

**Figure 4** shows the example of ADC ISR with a software trigger. For details on CPU interrupt handling, see the architecture TRM mentioned in **Related documents**.




Figure 4 Example of ADC ISR with software trigger

#### 2.4.1 Use case

See Section 2.3.1.



### Software trigger procedure

#### **Configuration** 2.4.2

Table 5 lists the parameters and Table 6 lists the functions of the configuration part of in SDL for ADC Global settings.

Table 5 Parameters for ADC ISR with software trigger

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
resultBuff	Conversion result buffer	- (Calculated Value)
statusBuff	Status result buffer	- (Calculated Value)
resultIdx	Index result	- (Calculated Value)
intrSource	Interrupt source	- (Calculated Value)

Table 6 **Functions for ADC ISR with software trigger** 

Functions	Description	Value
Cy_Adc_Channel_GetResult(S AR Channel, Result, Status)	Gets the conversion result and status	SAR Channel =  BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL],  Result = resultBuff[resultIdx],  Status= statusBuff[resultIdx]
Cy_Adc_Channel_ClearInterr uptStatus(SAR Channel,Source)	Clears the corresponding channel interrupt status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Source = intrSource
Cy_Adc_Channel_SoftwareTri gger(SAR Channel)	Issues the software start trigger	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]

#### 2.4.3 Sample code

See Code Listing 10 to Code Listing 12 for sample code for initial configuration of ADC ISR with software trigger.

#### **Code Listing 10 ADC ISR with software trigger**

```
#define BB POTI ANALOG MACRO
                                    CY ADC POT MACRO
uint16_t
                       resultBuff[16];
cy_stc_adc_ch_status_t statusBuff[16];
uint8 t
                       resultIdx;
void AdcIntHandler(void)
         cy_stc_adc_interrupt_source_t intrSource = { false };
                                                  (1) Read A/D conversion data. See Code Listing 11.
        /* Get the result(s) */
        Cy_Adc_Channel_GetResult(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL],
&resultBuff[resultIdx], &statusBuff[resultIdx]);
        /* Display ADC result */
        printf("\rADC result = %04d
                                              ", resultBuff[resultIdx]);
```



### Software trigger procedure

### Code Listing 10 ADC ISR with software trigger

### Code Listing 11 Cy\_Adc\_Channel\_GetResult() function

```
Cy Adc Channel GetResult(const volatile stc PASS SAR CH t * base, uint16 t * result,
cy_stc_adc_ch_status_t * status)
   cy en adc status t ret = CY ADC SUCCESS;
   un PASS SAR CH RESULT t value;
   if ((NULL != result) && (NULL != status))
       value.u32Register = base->unRESULT.u32Register;
                         = value.stcField.u16RESULT;
       *result
       status->aboveHi = (value.stcField.ulABOVE_HI_MIR != Oul) ? true : false;
       status->pulseIntr = (value.stcField.ulPULSE INTR MIR != 0ul) ? true : false;
       status->rangeIntr = (value.stcField.ulRANGE_INTR_MIR != Oul) ? true : false;
                        = (value.stcField.u1VALID MIR
       status->valid
                                                            != Oul) ? true : false;
   else
       ret = CY ADC BAD PARAM;
   return ret;
```

#### Code Listing 12 Cy\_Adc\_Channel\_ClearInterruptStatus() function

```
cy_en_adc_status_t Cy_Adc_Channel_ClearInterruptStatus(volatile stc_PASS_SAR_CH_t * base, const
cy_stc_adc_interrupt_source_t * source)
   cy en adc status t ret = CY ADC SUCCESS;
   un PASS SAR CH INTR t unIntr = { Oul };
   if (NULL != source)
       unIntr.stcField.u1CH_OVERFLOW = source->chOverflow
                                                            ? 1ul : 0ul;
       unIntr.stcField.u1CH PULSE
                                                             ? 1ul : Oul;
                                   = source >chRange
                                      = source->chPulse
                                                             ? 1ul : Oul;
       unIntr.stcField.u1CH RANGE
       unIntr.stcField.u1GRP CANCELLED = source->grpCancelled ? 1ul : Oul;
       unIntr.stcField.u1GRP DONE
                                     = source->grpDone
                                                            ? 1ul : 0ul;
       unIntr.stcField.u1GRP_OVERFLOW = source->grpOverflow ? 1ul : 0ul;
                                      = unIntr.u32Register;
       base->unINTR.u32Register
   else
       ret = CY_ADC_BAD_PARAM;
   return ret;
```



### Hardware trigger procedure

#### Hardware trigger procedure 3

The SAR ADC can be triggered by other related hardware functions, such as TCPWM, GPIO, and event generator.

This section explains the example application that converts the voltage values given to ADC[0]\_0 pin of the MCU to digital values. The analog-to-digital conversion is repeated at regular intervals by hardware trigger of a corresponding TCPWM.

The physical setting of this application is the same as shown in **Figure 1**.

Ensure that you have set up the parameters as mentioned in **Basic ADC global settings**.

To implement this application, follow the procedure of ADC channel setting and its example when using a hardware trigger. The example in this section uses a corresponding TCPWM for the trigger.

#### Logical channel setting with hardware trigger 3.1

Figure 5 shows the example of logical channel setting with a hardware trigger in CYT2 series. In this example, the minimum value of the sample time is used. To find the proper sample time for your system, see the datasheet mentioned in Related documents.




Figure 5 Example of logical channel setting with hardware trigger in CYT2 series

Logical channel 0 is used in this example. Any logical channel will work in this application if a proper analog input is selected. Also, TCPWM and the trigger multiplexer should be configured.



### Hardware trigger procedure

#### 3.1.1 Use case

The following use case is an example of logical channel setting with hardware trigger:

• Analog input: ADC[0]\_0

• Sample time: 412.5 ns = 11 / (80 MHz /3)

• Trigger select: TCPWM

Pre-emption type: FINISH\_RESUME

• GROUP\_END: Last channel of a group

• External analog MUX: 0, Enable

• Pre-conditioning mode: OFF

Overlap diagnostics mode: OFF

• Calibration value select: Regular

• Post processing mode: None

• Result alignment: Right

• Sign extension: Unsigned

• Averaging count: 0

Shift right: 0

Mask group: Done/Not cancelled/Not overflow

• Mask channel: Not range/Not pulse/Not overflow

### 3.1.2 Configuration

**Table 7** lists the parameters and **Table 8** lists the functions of the configuration part of in SDL for Logical Channel Setting with Hardware Trigger in CYT2 Series settings.

Table 7 Parameters for logical channel setting with hardware trigger in CYT2 series

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
CY_GPIO_DM_STRONG_IN_OFF	Strong drive, Input buffer off	0x06ul
pin_cfg1.outVal	Pin output state	0ul
pin_cfg1.driveMode	Drive mode	CY_GPIO_DM_STRONG_I N_OFF
pin_cfgl.hsiom	High-speed I/O matrix selection	TCPWMx_LINEx_MUX
pin_cfg1.intEdge	Interrupt edge type	0ul
pin_cfg1.intMask	Interrupt enable mask	0ul
pin_cfg1.vtrip	Input buffer voltage trip type	0ul
pin_cfg1.slewRate	Output buffer slew rate	0ul
pin_cfgl.driveSel	Drive strength	0ul
CY_GPIO_DM_ANALOG	Analog High-Z, input buffer off	0x00ul
adcPinConfig.outVal	Pin output state	Oul
adcPinConfig.driveMode	Drive Mode	CY_GPIO_DM_ANALOG
adcPinConfig.hsiom	High-speed I/O matrix selection	P6_0_GPIO
adcPinConfig.intEdge	Interrupt edge type	Oul



## Hardware trigger procedure

Parameters	Description	Value
adcPinConfig.intMask	Interrupt enable mask	0ul
adcPinConfig.vtrip	Input buffer voltage trip type	0ul
adcPinConfig.slewRate	Output buffer slew rate	0ul
adcPinConfig.driveSel	Drive strength	Oul
adcConfig.preconditionTime	Pre-condition time	0ul
adcConfig.powerupTime	Power-up time	Oul
adcConfig.enableIdlePowerDown	Enables idle power down	false
adcConfig.msbStretchMode	MSB stretch mode	1ul (See <b>Table 1</b> )
adcConfig.enableHalfLsbConv	Enables half LSB conversion	0ul
adcConfig.sarMuxEnable	Enables SAR MUX	true
adcConfig.adcEnable	Enables ADC	true
adcConfig.sarIpEnable	Enables SAR IP	true
adcChannelConfig.triggerSelection	Trigger selection	1ul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	Oul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG_INPU T_NO
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	Oul
adcChannelConfig.extMuxEnable	Enable external MUX	true
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	Oul
adcChannelConfig.calibrationValueSelec	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	Oul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	Oul
adcChannelConfig.rightShift	Right shift	0ul
adcChannelConfig.rangeDetectionMode	Range detection mode	1ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThres	Range detection low threshold	0x0000ul
adcChannelConfig.rangeDetectionHiThres	Range detection high threshold	0x0FFFul
adcChannelConfig.mask.grpDone	Mask group done	true
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false



### Hardware trigger procedure

Table 8 Functions for logical channel setting with hardware trigger in CYT2 series

Functions	Description	Value
Cy_Adc_Channel_GetInterrup tMaskedStatus(PASS SARchannel,INTR Source)	Returns the interrupt status	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  INTR Source = &intrSource
<pre>Cy_SysInt_SetSystemIrqVect or(Source,INTR handler)</pre>	Changes the User ISR vector for the system interrupt	Source = sysIntSrc INTR handler = AdcIntHandler
Cy_GPIO_Pin_Init(Port Number,Pin Number,gpio_pin_config)	Initializes all pin configuration settings for the pin	Port Number = TCPWMx_LINEx_PORT Pin Number = TCPWMx_LINEx_PIN gpio_pin_config = TCPWMx_LINEx_PIN, &pin_cfg1
Cy_Tcpwm_Pwm_Init(Group Counter, TCPWM PWM config)	Initializes the TCPWM for PWM operation	Group Counter = TCPWMx_GRPx_CNTx_PWM TCPWM PWM config = &MyPWM_config
Cy_Tcpwm_Pwm_Enable(Group Counter)	De-initializes the TCPWM block	Group Counter = TCPWMx_GRPx_CNTx_PWM
Cy_Tcpwm_TriggerStart(Group Counter)	Triggers a software start on selected TCPWMs	Group Counter = TCPWMx_GRPx_CNTx_PWM
Cy_TrigMux_Connect1To1(Tri gger MUX,Invert,Trigger Type,Debug Freeze Enable)	Connects an input trigger source and output trigger	Trigger MUX = TRIG_IN_1TO1_1_TCPWM_TO_PASS_ CH_TR0 Invert = 0ul
		Trigger Type = TRIGGER_TYPE_PASS_TR_SAR_CH_I NEDGE Debug Freeze Enable = 0ul

### 3.1.3 Sample code

See **Code Listing 13** to **Code Listing 20** for sample code for initial configuration of logical channel setting with hardware trigger in CYT2 series.

#### Code Listing 13 Logical channel setting with hardware trigger in CYT2 series

```
#define BB POTI ANALOG MACRO
                                        PASSO SARO
#define DIV ROUND UP(a,b) (((a) + (b)/2) / (b))
/* A/D value result buff */
uint8 t
                         resultIdx;
uint16_t
                         resultBuff[16];
/* A/D Status */
cy_stc_adc_ch_status_t statusBuff[16];
/* PWM CONFIGURATION */
/* PWM Mode Configuration def */
#define TCPWMx_GRPx_CNTx_PWM
                                             TCPWM0_GRP1_CNT0
#define PCLK TCPWMx CLOCKSx PWM
                                             PCLK TCPWM0 CLOCKS256
#define TCPWM PERI CLK DIVIDER NO PWM
#define TCPWMx_PWM_PRESCALAR_DIV_x
                                             CY_TCPWM_PWM_PRESCALER_DIVBY_128 // 2,000,000 / 128 = 15,625Hz 0x1000 // 15,625Hz / 4096 (0x1000) = 3.815Hz (PWM frequency)
#define TCPWMx PERIOD
                                                        // 0x800 / 0x1000 = 0.5 (PWM duty)
#define TCPWMx_COMPARE0
                                             0x800
/* TCPWM LINEO */
#define \overline{\text{TCPWMx}} LINEx PORT
                                              GPIO PRT3
```



### Hardware trigger procedure

#### **Code Listing 13** Logical channel setting with hardware trigger in CYT2 series

```
#define TCPWMx LINEx PIN
                                          P3 5 TCPWM0 LINE256
#define TCPWMx LINEx MUX
/* PWM */
                                                                       GPIO Pin Configuration
cy_stc_gpio_pin_config_t pin_cfg1 =
     .outVal
               = 0ul,
     .driveMode = CY GPIO DM STRONG IN OFF,
     .hsiom
               = TCPWMx_LINEx_MUX,
     .intEdge
               = 0ul,
     .intMask = Oul,
               = 0ul,
     .vtrip
     .slewRate = Oul,
     .driveSel = Oul,
};
                                                                       TCPWM Configuration
cy_stc_tcpwm_pwm_config_t const MyPWM_config =
                         = CY TCPWM PWM MODE PWM,
     .pwmMode
                        = TCPWMx_PWM_PRESCALAR_DIV_x,
     .clockPrescaler
     .debug_pause
                        = false,
     .Cc0MatchMode
                        = CY_TCPWM_PWM_TR_CTRL2_CLEAR,
     .OverflowMode
                        = CY TCPWM PWM TR CTRL2 SET,
                        = CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE,
= CY_TCPWM_PWM_TR_CTRL2_NO_CHANGE,
     .UnderflowMode
     .Cc1MatchMode
     .deadTime
                        = 0ul,
     .deadTimeComp
                        = 0ul,
                        = CY TCPWM PWM CONTINUOUS,
    .runMode
     .period
                        = TCPWMx_PERIOD - 1ul,
     .period_buff
                        = Oul,
     .enablePeriodSwap = false,
                        = TCPWMx COMPAREO,
     .compare0
     .compare1
                        = 0ul,
     .enableCompareOSwap = false,
     .enableCompare1Swap = false
     .interruptSources = Oul,
                       = 0ul,
    .invertPWMOut
                       = 0ul,
    .invertPWMOutN
     .killMode
                        = CY_TCPWM_PWM_STOP_ON_KILL,
     .switchInputMode
                        = 3u1,
                        = 0ul,
     .switchInput
     .reloadInputMode
                        = 3ul,
                        = 0ul,
     .reloadInput
    .startInputMode
                         = 3ul,
     .startInput
     .kill0InputMode
                         = 3u1,
                         = 0ul,
     .kill0Input
     .kill1InputMode
                        = 3ul,
     .kill1Input
                        = Oul,
     .countInputMode
                         = 3u1,
                         = 1ul,
     .countInput
};
/* ADC CONFIGURATION */
/\star ADC port setting (Note default port setting after reset is just fine) \star/
cy_stc_gpio_pin_config_t adcPinConfig =
     .out.Val
               = 0111.
                                                                      ADC Pin Configuration.
     .driveMode = CY_GPIO_DM_ANALOG,
     .hsiom
             = P6 0 GPIO,
    .intEdge
               = 0ul,
     .intMask = Oul,
               = 0111.
     .vtrip
     .slewRate = Oul,
     .driveSel = Oul,
/* ADC Channel Configuration */
                                                           ADC Configuration. See Code Listing 2.
cy_stc_adc_config_t adcConfig =
    .preconditionTime
                       = Oul,
     .powerupTime
     .enableIdlePowerDown = false,
                        = CY ADC MSB STRETCH MODE 2CYCLE,
     .msbStretchMode
```



#### Hardware trigger procedure

### Code Listing 13 Logical channel setting with hardware trigger in CYT2 series

```
.enableHalfLsbConv
                           = 0ul,
                           = true,
    .sarMuxEnable
                                                       ADC Channel Configuration. See Code Listing 5.
                           = true,
     .adcEnable
     .sarIpEnable
                            = true,
};
                                                                                  (1) Logical Channel Priority
                                                                                  Setting
cy_stc_adc_channel_config_t adcChannelConfig =
                                                                                  Trigger Type Setting
     /* Trigger type: Trigger from corresponding TCPWM channel */
                                                                                  Preemption Type Setting
                           = CY_ADC_TRIGGER_TCPWM,
.triggerSelection
                                                                                  Group End Setting
     .channelPriority
                                  = 0111.
                                  = CY_ADC_PREEMPTION_FINISH_RESUME,
     .preenptionType
                                                                                  Level or Pulse Selection
.isGroupEnd
                            = true,
    /* CY_ADC_DONE_LEVEL_PULSE = 0 */
                            = CY_ADC_DONE_LEVEL_PULSE,
.doneLevel
                                  = BB_POTI_ANALOG INPUT NO,
     .pinAddress
                                  = CY ADC PORT ADDRESS SARMUX0,
     .portAddress
     .extMuxSelect
                                  = 0ul
                                 = true,
     .extMuxEnable
                                                                                          (2) Analog Input
     .preconditionMode
                                 = CY_ADC_PRECONDITION_MODE_OFF,
     .overlapDiagMode
                                 = CY_ADC_OVERLAP_DIAG_MODE_OFF,
                                                                                          Setting
                                  = 0u\overline{1},
     .sampleTime
    .calibrationValueSelect = CY_ADC_CALIBRATION_VALUE_REGULAR,
.postProcessingMode = CY_ADC_POST_PROCESSING_MODE_NONE,
.resultAlignment = CY_ADC_RESULT_ALIGNMENT_RIGHT,
                                                                                          Sample Time
                                                                                          Setting
    .signExtention
                                 = CY ADC SIGN EXTENTION UNSIGNED,
     .averageCount
                                 = 0\overline{u}1,
                                = Oul,
= CY_ADC_RANGE_DETECTION_MODE_INSIDE_RANGE,
     .rightShift
     .rangeDetectionMode
     .rangeDetectionLoThreshold = 0x0000ul,
     .rangeDetectionHiThreshold = 0x0FFFul,
     .mask.grpDone
                                 = true,
                                  = false,
     .mask.grpCancelled
                                 = false,
     .mask.grpOverflow
                                                                                (3) Interrupt Mask Setting
     .mask.chRange
                                 = false,
     .mask.chPulse
                                  = false,
                                  = false,
     .mask.chOverflow
};
void AdcIntHandler(void)
     cy_stc_adc_interrupt_source_t intrSource = { false };
                                                     Get Interrupt Masked Status. See Code Listing 14.
     /* Get interrupt source */
     Cy Adc Channel GetInterruptMaskedStatus(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL],
&intrSource);
     if (intrSource.grpDone)
         /* Get the result(s) */
       Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &resultBuff[resultIdx],
&statusBuff[resultIdx]);
                                                      Read A/D conversion data. See Code Listing 11.
         /* Increment result idx */
        resultIdx = (resultIdx + 1) % (sizeof(resultBuff) / sizeof(resultBuff[0]));
        /* Clear interrupt source */
        Cy_Adc_Channel_ClearInterruptStatus(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL],
&intrSource);
     else
                                                 Clear and read A/D conversion flag. See Code Listing 12.
         /* Unexpected interrupt */
         CY ASSERT(false);
/* This is an ADC example file for HW trigger: TCPWM */
int main(void)
```



#### Hardware trigger procedure

#### **Code Listing 13** Logical channel setting with hardware trigger in CYT2 series

```
_enable_irq(); /* Enable global interrupts. */
     SystemInit():
     /* Initialize ADC */
    uint32 t samplingCycle = (uint32 t)DIV ROUND UP((ANALOG IN SAMPLING TIME MIN IN NS *
(uint64_t)actualAdcOperationFreq), 1000000000ull);
     adcChannelConfig.sampleTime = samplingCycle;
                                                                       ADC Initialize. See Code Listing 2.
    Cy_Adc_Init(BB_POTI_ANALOG_MACRO, &adcConfig);
Cy_Adc_Channel_Init(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL], &adcChannelConfig);
     /* Register ADC interrupt handler and enable int
                                                                 ADC Channel Initialize. See Code Listing 5.
     cy_stc_sysint_irq_t irq_cfg;
     irq_cfg = (cy_stc_sysint_irq_t) {
    .sysIntSrc = pass_0_interrupts_sar_0_IRQn
    .intIdx = CPUIntIdx3_IRQn,
              .isEnabled = true,
                                                         (4) Initialize Interrupt Request. See Code Listing 7.
     Cy_SysInt_InitIRQ(&irq_cfg);
     Cy_SysInt_SetSystemIrqVector(irq_cfg.sysIntSrc, AdcIntHandler);
     NVIC SetPriority(irq cfg.intIdx,
     NVIC EnableIRQ(irq cfg.intIdx);
                                                          Initialize Interrupt Request. See Code Listing 15.
                                                                   Initialize GPIO Pin. See Code Listing 16.
     /* Port Configuration for TCPWM */
    Cy_GPIO_Pin_Init(TCPWMx_LINEx_PORT, TCPWMx LINEx PIN, &pin cfgl);
     /* Initialize TCPWM0 GRPx CNTx PWM PR as PWM Mode & Enable */
     Cy_Tcpwm_Pwm_Init(TCPWMx GRPx CNTx PWM, &MyPWM config);
                                                                             Initialize TCPWM PWM. See Code
                                                                             Listing 17.
                                                               (5) Enable ADC channel. See Code Listing 8.
     /* Enable ADC ch. and PWM *
     Cy Adc Channel Enable(&BB POTI ANALOG MACRO->CH[ADC
                                                               LOGICAL CHANNEL]);
     Cy Tcpwm Pwm Enable (TCPWMx GRPx CNTx PWM);
                                                                 TCPWM PWM Enable. See Code Listing 18.
    Cy_Tcpwm_TriggerStart(TCPWMx_GRPx_CNTx_PWM)
                                                          TCPWM Trigger Start Select. See Code Listing 19.
     /* Trigger MUX */
     Cy TrigMux Connect1To1(TRIG IN 1TO1 1 TCPWM TO PASS CH TRO,
                               Oul,
                               TRIGGER_TYPE_PASS_TR_SAR_CH_IN__EDGE,
                               Oul);
     for(;;);
                                Connects an input trigger source and output trigger. See Code Listing 20.
```

#### Code Listing 14 Cy\_Adc\_Channel\_GetInterruptMaskedStatus() function

```
cy en adc status t Cy Adc Channel GetInterruptStatus(const volatile stc PASS SAR CH t * base,
cy_stc_adc_interrupt_source_t * status)
   cy en adc status t ret = CY ADC SUCCESS;
   un PASS SAR CH INTR t unStat;
   if (NULL != status)
       unStat.u32Register
                            = base->unINTR.u32Register;
                           = (unStat.stcField.u1CH_OVERFLOW
       status->chOverflow
                                                               != Oul) ? true : false;
       status->chPulse
                            = (unStat.stcField.u1CH PULSE
                                                               != Oul) ? true : false;
                            = (unStat.stcField.u1CH RANGE
                                                               != Oul) ? true : false;
       status->chRange
       status->grpCancelled = (unStat.stcField.u1GRP CANCELLED != 0ul) ? true : false;
```



#### Hardware trigger procedure

#### **Code Listing 14** Cy\_Adc\_Channel\_GetInterruptMaskedStatus() function

```
status->grpDone
                            (unStat.stcField.u1GRP DONE
                                                              != 0ul)
                        = (unStat.stcField.u1GRP OVERFLOW != Oul) ? true : false;
    status->grpOverflow
else
    ret = CY ADC BAD PARAM;
return ret;
```

#### **Code Listing 15** Cy\_SysInt\_SetSystemIrqVector() function

```
void Cy SysInt SetSystemIrqVector(cy en intr t sysIntSrc, cy systemIntr Handler userIsr)
   if (Cy SysInt SystemIrqUserTableRamPointer != NULL)
       Cy SysInt SystemIrqUserTableRamPointer[sysIntSrc] = userIsr;
```

#### **Code Listing 16** Cy\_GPIO\_Pin\_Init() function

```
cy en gpio status t Cy GPIO Pin Init(volatile stc GPIO PRT t *base, uint32 t pinNum, const
cy stc gpio pin config t *config)
    cy_en_gpio_status_t status = CY_GPIO_SUCCESS;
    if((NULL != base) && (NULL != config))
        Cy GPIO Write(base, pinNum, config->outVal);
        Cy_GPIO_SetHSIOM(base, pinNum, config->hsiom);
        Cy GPIO SetVtrip(base, pinNum, config->vtrip);
        Cy_GPIO_SetSlewRate(base, pinNum, config->slewRate);
Cy_GPIO_SetDriveSel(base, pinNum, config->driveSel);
        Cy_GPIO_SetDrivemode(base, pinNum, config->driveMode);
        Cy GPIO SetInterruptEdge(base, pinNum, config->intEdge);
        Cy GPIO ClearInterrupt(base, pinNum);
        Cy_GPIO_SetInterruptMask(base, pinNum, config->intMask);
    else
    {
        status = CY GPIO BAD PARAM;
    return(status);
```

#### **Code Listing 17** Cy\_Tcpwm\_Pwm\_Init() function

```
uint32 t Cy Tcpwm Pwm Init(volatile stc TCPWM GRP CNT t* ptscTCPWM, cy stc tcpwm pwm config t const*
config)
   uint32 t status = CY RET BAD PARAM;
   if((NULL != ptscTCPWM) && (NULL != config))
       un_TCPWM_GRP_CNT_CTRL_t workCTRL = {.u32Register = 0ul};
       workCTRL.stcField.u1ONE SHOT
                                                 = config->runMode;
       workCTRL.stcField.u2UP DOWN MODE
                                                 = config->countDirection;
       workCTRL.stcField.u3MODE
                                                 = config->pwmMode;
                                                = config->debug_pause;
       workCTRL.stcField.u1DBG FREEZE EN
       workCTRL.stcField.u1AUTO_RELOAD_CC0
                                                = config->enableCompare0Swap;
       workCTRL.stcField.u1AUTO RELOAD CC1
                                                 = config->enableCompare1Swap;
       workCTRL.stcField.u1AUTO RELOAD PERIOD
                                                 = config->enablePeriodSwap;
       workCTRL.stcField.u1AUTO RELOAD LINE SEL = config->enableLineSelSwap;
```



#### Hardware trigger procedure

### Code Listing 17 Cy\_Tcpwm\_Pwm\_Init() function

```
workCTRL.stcField.u1PWM SYNC KILL
                                             = config->killMode;
                                             = (config->killMode>>1ul);
    workCTRL.stcField.u1PWM STOP ON KILL
                                             = workCTRL.u32Register;
    ptscTCPWM->unCTRL.u32Register
    if(CY TCPWM COUNTER COUNT UP == config->runMode)
        ptscTCPWM->unCOUNTER.u32Register = CY TCPWM CNT UP INIT VAL;
    else if(CY TCPWM COUNTER COUNT DOWN == config->runMode)
        ptscTCPWM->unCOUNTER.u32Register = config->period;
    else
        ptscTCPWM->unCOUNTER.u32Register = CY TCPWM CNT UP DOWN INIT VAL;
    ptscTCPWM->unCC0.u32Register = config->compare0;
    ptscTCPWM->unCC1.u32Register = config->compare1;
    ptscTCPWM->unPERIOD.u32Register = config->period;
    un TCPWM GRP CNT TR IN SEL0 t workTR IN SEL0 = {.u32Register = 0ul};
    workTR IN SELO.stcField.u8CAPTUREO SEL = config->switchInput;
    workTR_IN_SEL0.stcField.u8RELOAD_SEL = config->reloadInput;
   ptscTCPWM->unTR IN SEL0.u32Register = workTR IN SEL0.u32Register;
    un TCPWM GRP CNT TR IN SEL1 t workTR IN SEL1 = {.u32Register = 0ul};
   workTR IN SEL1.stcField.u8CAPTURE1 SEL = config->kill1Input;
workTR IN SEL1.stcField.u8START_SEL = config->startInput;
                                          = workTR_IN_SEL1.u32Register;
    ptscTCPWM->unTR_IN_SEL1.u32Register
    un TCPWM GRP CNT TR IN EDGE SEL t workTR IN EDGE SEL = {.u32Register = 0ul};
   workTR IN EDGE SEL.stcField.u2CAPTURE0 EDGE = config->switchInputMode;
workTR_IN_EDGE_SEL.stcField.u2CAPTURE1_EDGE = config->kill1InputMode;
    workTR_IN_EDGE_SEL.stcField.u2RELOAD_EDGE = config->reloadInputMode;
   = config->countInputMode;
    workTR IN EDGE SEL.stcField.u2COUNT EDGE
                                               = workTR_IN_EDGE_SEL.u32Register;
    ptscTCPWM->unTR IN EDGE SEL.u32Register
    ptscTCPWM->unINTR MASK.u32Register = config->interruptSources;
    un TCPWM GRP CNT TR PWM CTRL t workTR PWM CTRL = {.u32Register = 0ul};
    workTR PWM CTRL.stcField.u2CC0 MATCH MODE = config->Cc0MatchMode;
    workTR PWM CTRL.stcField.u2CC1 MATCH MODE = config->Cc1MatchMode;
    workTR_PWM_CTRL.stcField.u2OVERFLOW_MODE = config->OverflowMode;
    workTR_PWM_CTRL.stcField.u2UNDERFLOW_MODE = config->UnderflowMode;
    ptscTCPWM->unTR PWM CTRL.u32Register
                                              = workTR PWM CTRL.u32Register;
    un TCPWM GRP CNT DT t workDT = {.u32Register = 0ul};
    workDT.stcField.u16DT_LINE_COMPL_OUT = config->deadTimeComp;
                                       = (config->deadTime>>8u);
    workDT.stcField.u8DT_LINE_OUT_H
    if(config->pwmMode == CY TCPWM PWM MODE DEADTIME)
        workDT.stcField.u8DT LINE OUT L = config->deadTime;
    else
        workDT.stcField.u8DT LINE OUT L = config->clockPrescaler;
    ptscTCPWM->unDT.u32Register
                                        = workDT.u32Register;
    status = CY RET SUCCESS;
return (status);
```



#### Hardware trigger procedure

#### Cy\_Tcpwm\_Pwm\_Enable() function **Code Listing 18**

```
void Cy Tcpwm Pwm Enable (volatile stc TCPWM GRP CNT t *ptscTCPWM)
   ptscTCPWM->unCTRL.stcField.u1ENABLED = 0x1ul;
```

#### **Code Listing 19** Cy\_Tcpwm\_TriggerStart() function

```
void Cy Tcpwm TriggerStart(volatile stc TCPWM GRP CNT t *ptscTCPWM)
   ptscTCPWM->unTR_CMD.stcField.u1START = 0x1ul;
```

#### Cy\_TrigMux\_Connect1To1() function Code Listing 20

```
cy_en_trigmux_status_t Cy_TrigMux_Connect1Tol(uint32_t trig, uint32_t invert, en_trig_type_t trigType,
uint32_t dbg_frz_en)
    cy en trigmux status t retVal = CY TRIGMUX BAD PARAM;
    /* Validate output trigger */
    if(Cy TrigMux IsOneToOne(trig) == false)
        /* input trigger parameter is not One-To-One type */
        return retVal;
    /* Distill group and trigger No value from input trigger parameter */
   uint8_t trigGroup = Cy_TrigMux_GetGroup(trig);
uint8_t trigNo = Cy_TrigMux_GetNo(trig);
    /* Get a pointer to target trigger setting register */
    volatile stc_PERI_TR_1TO1_GR_TR_CTL_field_t* pTR_CTL;
    pTR CTL = & (PERI->TR 1T01 GR[trigGroup].unTR CTL[trigNo].stcField);
    /* Set input parameters to the register */
   pTR_CTL->u1TR_SEL = true;
pTR_CTL->u1TR_INV = inver
                              = invert:
                             = trigType;
    pTR_CTL->u1TR_EDGE
    pTR CTL->u1DBG FREEZE EN = dbg frz en;
    /* Return success status */
    retVal = CY_TRIGMUX_SUCCESS;
    return retVal;
```



### Hardware trigger procedure

# 3.2 A/D conversion ISR with hardware trigger

**Figure 6** shows the example of ADC ISR with a hardware trigger. For details on CPU interrupt handing, see the architecture TRM mentioned in **Related documents**.




Figure 6 Example of ADC ISR with hardware trigger

#### **3.2.1** Use case

See Section 3.1.1.

# 3.2.2 Configuration

**Table 9** lists the parameters and **Table 10** lists the functions of the configuration part of in SDL for ADC ISR with hardware trigger settings.

Table 9 Parameters for ADC ISR with hardware trigger

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G MCU baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
resultBuff	Conversion result buffer	- (Calculated Value)
statusBuff	Status result buffer	- (Calculated Value)
resultIdx	Index result	- (Calculated Value)
intrSource	Interrupt source	- (Calculated Value)

Table 10 Functions for ADC ISR with hardware trigger

Functions	Description	Value
Cy_Adc_Channel_GetResult(S AR Channel, Result, Status)	Gets the conversion result and status	SAR Channel =  BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL],  Result = resultBuff[resultIdx],  Status = statusBuff[resultIdx]
Cy_Adc_Channel_ClearInterr uptStatus(SAR Channel,Source)	Clears the corresponding channel interrupt status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Source = intrSource



### Hardware trigger procedure

### 3.2.3 Sample code

See Code Listing 21 for sample code for initial configuration of ADC ISR with software trigger.

### Code Listing 21 ADC ISR with software trigger

```
#define BB_POTI_ANALOG_MACRO
                                    CY_ADC_POT_MACRO
                       resultBuff[16];
cy_stc_adc_ch_status_t statusBuff[16];
uint8 t
                       resultIdx;
void AdcIntHandler(void)
         cy_stc_adc_interrupt_source_t intrSource = { false };
:
                                                   (1) Read A/D conversion data. See Code Listing 11.
        /* Get the result(s) */
       Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL],
&resultBuff[resultIdx], &statusBuff[resultIdx]);
        /* Display ADC result */
                                       ", resultBuff[resultIdx]);
       printf("\rADC result = %04d
        /* Increment result idx */
        resultIdx = (resultIdx + 1) % (sizeof(resultBuff) / sizeof(resultBuff[0]));
        /* Clear interrupt source */
       Cy_Adc_Channel_ClearInterruptStatus(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL],
&intrSource);
                                           (2) Clear and read A/D conversion flag. See Code Listing 21.
    else
        // Unexpected interrupt
        CY ASSERT (false);
```



#### **Group procedure**

#### **Group procedure** 4

The SAR ADC has a function for consecutive conversion using multiple pins with one trigger. The pins and the order of conversions can be selected from any ports that can be configured as analog input.

ADC logical channels that are selected for consecutive conversion with one trigger are called 'groups'.

A group trigger is defined by the first channel of the group, which has the trigger type set to 'OFF' (no hardware trigger), 'TCPWM', 'Generic 0 to 4', or 'Continuous'.

If the "continue group with next channel" option is not set by the GROUP\_END bit of the SARn\_CHxTR\_CTL register, the group will consist of only one channel. Otherwise, the group continues until the last channel in a row with its bit set to 'last channel of a group'.

After the first channel of the group is triggered and converted, the second channel is automatically triggered and so on until the whole group is converted.

Figure 7 shows an example application that converts the voltage consecutively in the order of ADC[0]\_10, ADC[0]\_12 and ADC[0]\_15 with one software trigger.

Ensure that you have set up the parameters as mentioned in **Basic ADC global settings**.




Figure 7 **Example of group conversion connection** 

Use the information in the following sections and the example to implement this application.

#### 4.1 Logical channel settings for group procedure

Figure 8 shows the example of logical channel setting for a group procedure in CYT2 series. In this example, the minimum value of the sample time is used. To find the proper sample time for your system, see the datasheet mentioned in Related documents.



### **Group procedure**




Figure 8 Example of logical channel setting for group in CYT2 series

Although this example uses logical channels 0, 1, and 2, you can use any channel if those numbers are consecutive.

#### 4.1.1 Use case

The following use case is an example of logical channel setting for group.

ADC trigger selection: OFF

Channel priority: 0 (highest)

Channel pre-emption type: Finish resume

Analog input, channel group and interrupt

Channel	Analog input	Channel group	Interrupt
CH0	ADC[0]_10	Continue group with next channel	Disable
CH1	ADC[0]_12	Continue group with next channel	Disable
CH2	ADC[0]_15	Last channel of a group	Enable group done interrupt

ADC done level: Pulse

External analog MUX: 0, Enable

Pre-conditioning Mode: OFF

Overlap diagnostics mode: OFF

Calibration value select: Regular

Post processing mode: None

Result alignment: Right

Sign extension: Unsigned

Averaging count: 0

Shift right: 0

Mask group: Not done/Not cancelled/Not overflow

Mask channel: Not range/Not pulse/Not overflow



### **Group procedure**

#### Configuration 4.1.2

**Table 11** lists the parameters and **Table 12** lists the functions of logical channel setting for group in CYT2 series.

Parameters for logical channel setting for group in CYT2 series Table 11

Parameters	Description	Value
ADC_LOGICAL_CHANNEL	ADC logical channel	0ul
ADC_GROUP_NUMBER_OF_CHANNELS	ADC channel number in the group	3ul
ADC_GROUP_FIRST_CHANNEL	First channel of ADC group	ADC_LOGICAL_CHANNEL
ADC_GROUP_LAST_CHANNEL	Last channel of ADC group	ADC_GROUP_FIRST_CHANN EL + ADC_GROUP_NUMBER_OF_ CHANNELS - 1ul
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
adcChannelConfig.triggerSelection	Trigger OFF	Oul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	0ul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	CH0: false, CH1: false, CH2: true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG_INPUT_N O
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	Oul
adcChannelConfig.extMuxEnable	Enable external MUX	true
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	samplingCycle (Calculated Value)
adcChannelConfig.calibrationValueSe lect	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	Oul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	0ul
adcChannelConfig.rightShift	Right shift	0ul
adcChannelConfig.rangeDetectionMode	Range detection mode	2ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoTh reshold	Range detection low threshold	0x0000ul
<pre>adcChannelConfig.rangeDetectionHiTh reshold</pre>	Range detection high threshold	0x0FFFul



#### **Group procedure**

Parameters	Description	Value
adcChannelConfig.mask.grpDone	Mask group done	CH0: false,
		CH1: false,
		CH2: true
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false

### Table 12 Functions for logical channel setting for group in CYT2 series

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
<pre>Cy_SysInt_InitIRQ(Config)</pre>	Initializes the referenced system interrupt by setting the interrupt vector	Config = irq_cfg
Cy_Adc_Channel_Enable(SARchannel)	Enables the corresponding channel	SARchannel = PASS_SAR_CH
<pre>Cy_Adc_Channel_SoftwareTrigger(PASS SARchannel)</pre>	Issues a software start trigger	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]

## 4.1.3 Sample code

See Code Listing 22 for sample code for initial configuration of logical channel settings for group procedure.

### Code Listing 22 Logical channel settings for group procedure

```
CY_ADC_POT PCLK
#define BB POTI ANALOG PCLK
#define BB POTI ANALOG INPUT NO
                                    ((cy en adc pin address t)CY ADC POT IN NO)
#define ADC_GROUP_FIRST CHANNEL
                                        ADC LOGICAL CHANNEL
#define ADC_GROUP_LAST_CHANNEL
                                         (ADC GROUP FIRST CHANNEL + ADC GROUP NUMBER OF CHANNELS - 1u)
uint16 t
                      resultBuff[ADC GROUP NUMBER OF CHANNELS][16];
cy_stc_adc_ch_status_t statusBuff[ADC_GROUP_NUMBER_OF_CHANNELS][16];
uint8_t
                       resultIdx;
int main (void)
     _enable_irq(); /* Enable global interrupts. */
    /* Initialize ADC */
                                                                           ADC Configuration.
        cy_stc_adc_config_t adcConfig =
                                 = 0ul,
            .preconditionTime
            .powerupTime
                                 = 0ul,
            .enableIdlePowerDown = false,
            .msbStretchMode
                                 = CY ADC MSB STRETCH MODE 2CYCLE,
```



#### **Group procedure**

### Code Listing 22 Logical channel settings for group procedure

```
.enableHalfLsbConv
                                = 0ul.
                                                                                (1) Trigger Type
            .sarMuxEnable
                                = true,
                                                                                Setting
            .adcEnable
                                = true,
                                                                                Preemption Type
            .sarIpEnable
                                = true,
                                                                                Setting
        cy stc adc channel config t adcChannelConfig =
                                                                                Group End Setting
            .triggerSelection
                                      = CY ADC TRIGGER OFF,
                                                                                Level or Pulse
                                      = 0u\overline{1},
            .channelPriority
                                      = CY ADC PREEMPTION FINISH RESUME,
                                                                                Selection
            .preenptionType
                                      = false,
            .isGroupEnd
            .doneLevel
                                      = CY_ADC_DONE_LEVEL_PULSE,
                                      = BB POTI ANALOG INPUT NO,
            .pinAddress
            .portAddress
                                      = CY_ADC_PORT_ADDRESS_SARMUX0,
            .extMuxSelect
                                      = 0ul,
            .extMuxEnable
                                     = true,
            .sampleTime
                                      = samplingCycle,
                                                                                        (2) Analog
            .postProcessing...
.resultAlignment
~ignExtention
                                                                                       Input Setting
                                                                                       Sample Time
            .averageCount
                                      = 0u,
                                                                                       Setting
            .rightShift
            .rangeDetectionMode = CY ADC RANGE DETECTION MODE INSIDE RANGE,
            .rangeDetectionLoThreshold = 0 \times \overline{0}000 \overline{u}l,
            .rangeDetectionHiThreshold = 0x0FFFul
            .mask.grpDone
                                      = false,
            .mask.grpCancelled
                                      = false,
            .mask.grpOverflow
                                      = false,
                                                                         (3) Interrupt Mask Setting
                                      = false,
            .mask.chRange
            .mask.chPulse
                                      = false,
            .mask.chOverflow
                                      = false,
       Cy Adc Init (BB POTI ANALOG MACRO, &adcConfig);
                                                       ADC Configuration setting. See Code Listing 2.
        adcChannelConfig.isGroupEnd
                                      = false;
       adcChannelConfig.mask.grpDone = false;
       for (uint8_t ch = ADC_GROUP_FIRST_CHANNEL; ch < (ADC_GROUP_FIRST_CHANNEL +
ADC GROUP NUMBER OF CHANNELS); ch++)
           uint8 t i = ch - ADC GROUP FIRST CHANNEL; // i is 0-based for array indexing
            if (ch == ADC GROUP LAST CHANNEL)
               adcChannelConfig.isGroupEnd
               adcChannelConfig.mask.grpDone = true;
           adcChannelConfig.pinAddress = aenAnalogInpu
                                                        ADC Channel Initialize. See Code Listing 5.
           Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ch], &adcChannelConfig);
       Cy SysInt InitIRQ(&irq cfg);
                                                  (4) Initialize Interrupt Request. See Code Listing 7.
    /* Enable ADC ch. */
    for (uint8 t ch = ADC GROUP FIRST CHANNEL; ch < (ADC GROUP FIRST CHANNEL +
ADC GROUP NUMBER OF CHANNELS); ch++)
       Cy_Adc_Channel_Enable(&CY_ADC_POT_MACRO->CH[ch]);
:
                                                        (5) Enable ADC Channel. See Code Listing 8.
```



#### **Group procedure**

### Code Listing 22 Logical channel settings for group procedure

# 4.2 A/D conversion ISR for group

**Figure 9** shows the example of ADC ISR for the group. For details on CPU interrupt handling, see the architecture TRM mentioned in the **Related documents**.




Figure 9 Example of ADC ISR for group

#### 4.2.1 Use case

See Section 4.1.1.

# 4.2.2 Configuration

**Table 13** lists the parameters and **Table 14** lists the functions of the configuration part of in SDL for ADC ISR for group settings.

**Table 13** Parameters for ADC ISR for group settings

Parameters	Description	Value
resultBuff	Conversion result buffer	- (Calculated Value)
statusBuff	Status result buffer	- (Calculated Value)
resultIdx	Index result	- (Calculated Value)
intrSource	Interrupt source	- (Calculated Value)



#### **Group procedure**

Table 14 Functions for ADC ISR for group settings

Functions	Description	Value
Cy_Adc_Channel_GetResult(SAR Channel,Result,Status)	Gets conversion result and status	SAR Channel =  BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL],  Result = resultBuff[resultIdx],  Status = statusBuff[resultIdx]
Cy_Adc_Channel_ClearInterruptStatus(SAR Channel, Source)	Clears the corresponding channel interrupt status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Source = intrSource
<pre>Cy_Adc_Channel_SoftwareTrigger(SAR Channel)</pre>	Issues a software start trigger	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]

### 4.2.3 Sample code

See Code Listing 23 for sample code for initial configuration of ADC ISR for group settings.

### Code Listing 23 ADC ISR for group settings

```
CY_ADC_POT_MACRO
#define BB_POTI_ANALOG_MACRO
#define ADC GROUP FIRST CHANNEL
                                          ADC LOGICAL CHANNEL
#define ADC_GROUP_LAST_CHANNEL
                                           (ADC GROUP FIRST CHANNEL + ADC GROUP NUMBER OF CHANNELS - 1u)
uint16_t resultBuff[ADC_GROUP_NUMBER_OF_CHANNELS][16];
cy_stc_adc_ch_status_t statusBuff[ADC_GROUP_NUMBER_OF_CHANNELS][16];
uint8 t
                        resultIdx;
void AdcIntHandler(void)
    cy stc adc interrupt source t intrSource = { false };
        /* Get the result(s) */
        for (uint8 t ch = ADC GROUP FIRST CHANNEL; ch < (ADC GROUP FIRST CHANNEL +
ADC_GROUP_NUMBER_OF_CHANNELS); ch++)
            uint8 t i = ch - ADC GROUP FIRST CHANNEL; // i is 0-based for array indexing
            Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ch], &resultBuff[i][resultIdx],
&statusBuff[i][resultIdx]);
            printf("AN%d = %04d, ", aenAnalogInput[1]
                                                                            (1) Read A/D conversion data.
                                                                            See Code Listing 11.
        /* Increment result idx */
        resultIdx = (resultIdx + 1ul) % (sizeof(resultBuff[0]) / size
        /* Clear interrupt source(s) (Only last channel is required) */
        Cy Adc Channel ClearInterruptStatus(&BB POTI ANALOG MACRO->CH[ADC GROUP LAST CHANNEL],
&intrSource);
                                             (2) Clear and read A/D conversion flag. See Code Listing 12.
        /* Trigger next conversion */
        Cy_Adc_Channel_SoftwareTrigger(&BB_POTI_ANALOG_MACRO->CH[ADC_GROUP_FIRST_CHANNEL]);
    else
                                                     (3) Software Trigger Setting. See Code Listing 9.
        // Unexpected interrupt
        CY ASSERT (false);
```



### **Averaging procedure**

#### **Averaging procedure** 5

Averaging is fully configured per channel by SARn\_CHx\_POST\_CTL register.

The number of samples averaged is up to 256.

This section shows an example application that converts voltage values given to the ADC[0]\_0 at the MCU to digital averaging values.

The physical setting of this application is the same as shown in **Figure 1**.

Ensure that you have configured the settings as described in the Basic ADC global settings, Use case, and A/D conversion ISR with software trigger sections.

Use the information in the following sections and the example to implement this application.

#### **Averaging settings** 5.1

Figure 10 shows the example of averaging setting. The ADC result of the specified averaging count is accumulated, and it is shifted to the right by specifying right shift bit. Then, it is stored in the result register. For true averaging, the averaging count should be a power of 2 and the right shift should be set to the corresponding value. For an averaging count that is not a power of 2, the right shift can only approximate the required divide. In this case, if a true averaging result is required, the software will need to do a divide.




Figure 10 **Example of averaging setting** 

#### 5.1.1 Use case

The following use case is an example of averaging setting.

- Post processing mode: Averaging
- Averaging count: 1 + 1 times
- Right shift: 1
- Other use case items are the same as Section 2.3.1.

#### 5.1.2 Configuration

Table 15 lists the parameters and Table 16 lists the functions of the configuration part of in SDL for averaging settings.



### **Averaging procedure**

#### Parameters for averaging Table 15

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
adcChannelConfig.triggerSelection	Trigger OFF	Oul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	0ul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG_INPU T_NO
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	Oul
adcChannelConfig.extMuxEnable	Enables external MUX	true
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	0ul
adcChannelConfig.calibrationValueSelect	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	1ul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	1ul
adcChannelConfig.rightShift	Right shift	1ul
adcChannelConfig.rangeDetectionMode	Range detection mode	Oul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThreshold	Range detection low threshold	0x0000ul
adcChannelConfig.rangeDetectionHiThreshold	Range detection high threshold	0x0FFFul
adcChannelConfig.mask.grpDone	Mask group done	true
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false

#### **Functions for averaging** Table 16

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel, ADCchannel	Initializes the ADC channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
Configure)		ADCchannel Configure = adcChannelConfig



### **Averaging procedure**

### 5.1.3 Sample code

See Code Listing 24 for sample code for initial configuration of averaging settings.

### Code Listing 24 Average settings

```
/* ADC Channel Configuration */
cy_stc_adc_channel_config_t adcChannelConfig =
                                 = CY ADC TRIGGER OFF,
    .triggerSelection
    .channelPriority
                                 = 0u1,
    .preenptionType
                                 = CY ADC PREEMPTION FINISH RESUME,
                                 = true,
    .isGroupEnd
    .doneLevel
                                 = CY_ADC_DONE_LEVEL_PULSE,
    .pinAddress
                                 = BB POTI ANALOG INPUT NO,
    .portAddress
                                 = CY ADC PORT ADDRESS SARMUXO,
    .extMuxSelect
                                 = 0u\overline{1},
                                 = true,
    .extMuxEnable
    .preconditionMode
                                 = CY_ADC_PRECONDITION_MODE_OFF,
                                = CY_ADC_OVERLAP_DIAG_MODE_OFF,
    .overlapDiagMode
    .sampleTime
                                = 0ul,
    .calibrationValueSelect = CY_ADC_CALIBRATION_VALUE_REGULAR,
.postProcessingMode = CY_ADC_POST_PROCESSING_MODE_AVG, /* Averaging setting */
    .postProcessingMode
    .resultAlignment
                                = CY_ADC_RESULT_ALIGNMENT_RIGHT,
                                = CY_ADC_SIGN_EXTENTION_UNSIGNED,
= 1ul, /* 1+1 times*/
    .signExtention
                                                                             (1) Averaging Settings
    .averageCount
                                = 1ul,
    .rightShift
                                 = CY ADC RANGE_DETECTION_MODE_BELOW_LO,
    .rangeDetectionMode
    .rangeDetectionLoThreshold = 0 \times \overline{00000}ul,
    .rangeDetectionHiThreshold = 0x0FFFul,
                                 = true,
    .mask.grpDone
    .mask.grpCancelled
                                = false,
    .mask.grpOverflow
                                 = false,
    .mask.chRange
                                = false,
    .mask.chPulse
                                 = false,
                                = false,
    .mask.chOverflow
};
int main (void)
    /* Enable global interrupts. */
    __enable_irq();
                                                          ADC Channel Initialize. See Code Listing 5.
    SystemInit();
    Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
    for(;;);
```



### Range detection procedure

#### Range detection procedure 6

The range detection enables a check with a high and low threshold register without CPU involvement.

Each logical channel can be enabled for range detection individually. This function is usually used to monitor abnormal values in the voltage.

This section shows an example application that converts voltage values given to the ADC[0]\_0 of the MCU to digital values. If the digital value is greater than or equal to '2500' or less than '1500', it generates an interrupt to read the value as shown in Figure 11. Analog-to-digital conversion is repeated at regular timing by hardware trigger of a corresponding TCPWM.

The physical setting of this application is the same as shown in Figure 1.

Ensure that you have configured the settings as described in the Basic ADC global settings and Logical channel setting with hardware trigger sections.




Figure 11 **Example behavior of range detection application** 

Use the information in the following sections and the example to implement this application.

#### 6.1 Range detection settings

Figure 12 shows the example of range detection setting.



### Range detection procedure




Figure 12 **Example of range detection setting** 

#### 6.1.1 Use case

The following use case is an example of averaging setting.

- Range detection threshold: Low: 1500 / High: 2500
- Other use case items are the same as in Section 2.2.1 and Section 3.1.1.

#### **Configuration** 6.1.2

Table 17 lists the parameters and Table 18 lists the functions of the configuration part of in SDL for range detection settings.

Table 17 Parameters for range detection settings

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
BB_POTI_ANALOG_INPUT_NO	Analog input number for the potentiometer on the TRAVEO™ T2G baseboard	CH0 (CH[ADC_LOGICAL_CH ANNEL])
adcChannelConfig.triggerSelection	Trigger OFF	Oul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	0ul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG_INP UT_NO
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	0ul



## Range detection procedure

Parameters	Description	Value
adcChannelConfig.extMuxEnable	Enables external MUX	true
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	0ul
adcChannelConfig.calibrationValueSelect	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	3ul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	0ul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	0ul
adcChannelConfig.rightShift	Right shift	0ul
adcChannelConfig.rangeDetectionMode	Range detection mode	3ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThresh old	Range detection low threshold	0x09C4ul
adcChannelConfig.rangeDetectionHiThresh old	Range detection high threshold	0x05DCul
adcChannelConfig.mask.grpDone	Mask group done	false
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	true
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false

#### **Functions for range detection settings** Table 18

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
Cy_SysInt_InitIRQ(Config)	Initializes the referenced system interrupt by setting the interrupt vector	Config = irq_cfg
Cy_Adc_Channel_Enable(PASS SARchannel)	Enables the corresponding channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
Cy_Adc_Channel_SoftwareTri gger(PASS SARchannel)	Issues a software start trigger	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]



### Range detection procedure

### 6.1.3 Sample code

See Code Listing 25 for sample code for initial configuration of range detection settings.

### Code Listing 25 Range detection settings

```
#define BB POTI ANALOG INPUT NO
                                    ((cy_en_adc_pin_address_t)CY_ADC_POT_IN_NO)
/* ADC Channel Configuration */
cy_stc_adc_channel_config_t adcChannelConfig =
    .triggerSelection
                                = CY ADC TRIGGER GENERICO,
    .channelPriority
                                = 0ul,
                                = CY_ADC_PREEMPTION_FINISH RESUME,
    .preenptionType
    .isGroupEnd
                                = true,
                                = CY ADC DONE LEVEL PULSE,
    .doneLevel
    .pinAddress
                                = BB POTI ANALOG INPUT NO,
                               = CY_ADC_PORT_ADDRESS_SARMUX0,
    .portAddress
    .extMuxSelect
                                = 0ul,
                                = true,
    .extMuxEnable
                               = CY ADC PRECONDITION MODE OFF,
    .preconditionMode
                                                                    (1) Post Processing Mode Setting.
                               = CY_ADC_OVERLAP_DIAG_MODE_OFF,
= Oul, /* It will be update */
    .overlapDiagMode
    .sampleTime
    .calibrationValueSelect = CY_ADC_CALIBRATION_VALUE_REGULAR,
                               = CY_ADC_POST_PROCESSING_MODE_RANGE, /* Range detection */
= CY_ADC_RESULT_ALIGNMENT_RIGHT,
    .postProcessingMode
    .resultAlianment
                               = CY_ADC_SIGN_EXTENTION_UNSIGNED,
    .signExtention
                               = 0u\overline{1},
    .averageCount
                                = 0ul,
    .rightShift
                               = CY ADC RANGE DETECTION_MODE_OUTSIDE_RANGE,/* Outside Mode */
    .rangeDetectionMode
    .rangeDetectionLoThreshold = 0x\overline{0}9C4\overline{u}1, /* 2500 */
    .rangeDetectionHiThreshold = 0x05DCul, /* 1500 */
                                                                  (2) Range Detection Value Setting.
    .mask.grpDone
                                = false,
                               = false,
    .mask.grpCancelled
                               = false,
    .mask.grpOverflow
                               = true, /* Range detection interrupt */
    .mask.chRange
    .mask.chPulse
                               = false,
    .mask.chOverflow
                                = false,
                                                                (3) Range Detection Interrupt Setting.
};
int main(void)
     enable irq(); /* Enable global interrupts. */
                                                             Initialize ADC Channel. See Code Listing 5.
    SystemInit();
    /* Initialize ADC */
    uint32 t samplingCycle = (uint32 t)DIV ROUND UP((ANALOG IN SAMPLING TIME MIN IN NS *
(uint64_t) actualAdcOperationFreq), 1000000000ull);
    adcChannelConfig.sampleTime = samplingCycle;
    Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
    /* Register ADC interrupt handler and enable interrupt */
    cy_stc_sysint_irq_t irq_cfg;
    .intIdx
                        = CPUIntIdx3_IRQn,
            .isEnabled = true,
                                                      Initialize Interrupt Request. See Code Listing 7.
    Cy SysInt InitIRQ(&irq cfg);
                                                            Enable ADC Channel. See Code Listing 8.
    /* Enable ADC ch. */ _
    Cy_Adc_Channel_Enable(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL]);
      Issue SW trigger */
    Cy Adc Channel SoftwareTrigger(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
                                                          Software Trigger Setting. See Code Listing 9.
    for(;;);
```



### Range detection procedure

### 6.2 A/D conversion ISR for range detection

**Figure 13** shows the example of ADC ISR for a range detection. For details on CPU interrupt handing, see the architecture TRM mentioned in **Related documents**.




Figure 13 Example of ADC ISR for range detection

## **6.2.1** Configuration

**Table 19** lists the parameters and **Table 20** lists the functions of the configuration part of in SDL for ADC ISR for range detection settings.

Table 19 Parameters for ADC ISR for range detection settings

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
intrSource	Interrupt source	- (Calculated Value)
resultIdx	Index result	- (Calculated Value)

Table 20 Functions for ADC ISR for range detection settings

Functions	Description	Value
<pre>Cy_Adc_Channel_GetInterruptMaskedStatus(PASS SARchannel,INTR Source)</pre>	Returns the interrupt status	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  INTR Source = &intrSource
Cy_Adc_Channel_GetResult(SAR Channel, Result, Status)	Gets the conversion result and status	SAR Channel =  BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL],  Result = resultBuff[resultIdx],  Status = statusBuff[resultIdx]
Cy_Adc_Channel_ClearInterruptStatus(SAR Channel, Source)	Clears the corresponding channel interrupt status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Source = intrSource



### Range detection procedure

### 6.2.2 Sample code

See Code Listing 26 for sample code for initial configuration of ADC ISR for range detection settings.

### Code Listing 26 ADC ISR for range detection settings

```
/* ADC Interrupt Hanlder */
void AdcIntHandler(void)
    cy stc adc interrupt source t intrSource = { false };
                                                    Get Interrupt Masked Status. See Code Listing 14.
    /* Get interrupt source */
    Cy_Adc_Channel_GetInterruptMaskedStatus(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL],
&intrSource);
                                                    (1) Read A/D conversion data. See Code Listing 11.
    if (intrSource.chRange)
        /* Get the result(s) */
        Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL],
&resultBuff[resultIdx], &statusBuff[resultIdx]);
        /* Increment result idx */
        resultIdx = (resultIdx + 1) % (sizeof(resultBuff) / sizeof(resultBuff[0]));
                                            (2) Clear and read A/D conversion flag. See Code Listing 12.
        /* Clear interrupt source */
        Cy Adc Channel ClearInterruptStatus(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL],
&intrSource);
    else
        /* Unexpected interrupt */
        CY ASSERT (false);
```



### **Pulse detection procedure**

## 7 Pulse detection procedure

The result of comparison from range detection can be filtered with the pulse detection function.

For every logical channel, the pulse detection function has a pair of reload registers to store the initial value for the positive and negative down counters. The positive and negative counters decrement on positive and negative events obtained from the result of the comparison done by the range detection.

This function is usually used to avoid misdetections of abnormal voltage caused by noise and so on when monitoring voltage.

For parameters described in the **Range detection settings**, an analog-to-digital conversion result greater than or equal to 2500 or lesser than 1500 is a positive event; one greater than or equal to 1500 and lesser than 2500 is a negative event.

This example application generates an interrupt if the positive event has occurred five times in a row as shown in **Figure 14**.

The continuous number of positive events is cancelled when a negative event occurs twice in a row; that is, the count of positive event continues even if negative event has occurred just once as shown in **Figure 15**.

The physical setting of this application is the same as shown in Figure 1.

Ensure that you have configured the settings described in the **Basic ADC global settings** and **Logical channel setting with hardware trigger** sections.




Figure 14 Example behavior of pulse detection application 1




Figure 15 Example behavior of pulse detection application 2



### **Pulse detection procedure**

Use the information in the following sections and the example to implement this application.

#### **Pulse detection settings** 7.1

Figure 16 shows an example of pulse detection setting.




Figure 16 **Example of pulse detection setting** 

#### 7.1.1 Use case

The following use case is an example of pulse detection settings.

Analog input: ADC[0]\_0

Range detection threshold: Low: 1500 / High: 2500

ADC trigger: TCPWM

Positive counter reload value: 5 Negative counter reload value: 2

Other use case items are the same as Section 2.2.1 and Section 3.1.1.

#### **Configuration** 7.1.2

Table 21 lists the parameters and Table 22 lists the functions of the configuration part of in SDL for pulse detection settings.

Table 21 Parameters for pulse detection settings

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
BB_POTI_ANALOG_INPUT_NO	Analog input number for the potentiometer on the TRAVEO™ T2G baseboard	CH0 (CH[ADC_LOGICAL_CHAN NEL])
adcChannelConfig.triggerSelection	Trigger TCPWM	1ul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	Oul



## **Pulse detection procedure**

Parameters	Description	Value
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	BB_POTI_ANALOG_INPU T_NO
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	0ul
adcChannelConfig.extMuxEnable	Enables external MUX	true
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	0ul
adcChannelConfig.calibrationValueSelect	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	4ul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count is the positive counter reload value in pulse detection mode	5ul
adcChannelConfig.rightShift	Right shift is the negative counter reload value in pulse detection mode	2ul
adcChannelConfig.rangeDetectionMode	Range detection mode	3ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThresh old	Range detection low threshold	0x05DCul
adcChannelConfig.rangeDetectionHiThresh old	Range detection high threshold	0x09C4ul
adcChannelConfig.mask.grpDone	Mask group done	false
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	true
adcChannelConfig.mask.chOverflow	Mask channel overflow	false

#### **Functions for pulse detection settings** Table 22

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
Cy_SysInt_InitIRQ(Config)	Initializes the referenced system interrupt by setting the interrupt vector	Config = irq_cfg
Cy_Adc_Channel_Enable(PASS SARchannel)	Enables the corresponding channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]



#### **Pulse detection procedure**

Functions	Description	Value
Cy_Tcpwm_Pwm_Enable(Group Counter)	De-initializes the TCPWM block	Group Counter = TCPWMx_GRPx_CNTx_PWM
Cy_Tcpwm_TriggerStart(Group Counter)	Triggers a software start on the selected TCPWMs	Group Counter = TCPWMx_GRPx_CNTx_PWM

### 7.1.3 Sample code

See Code Listing 27.

### Code Listing 27 Pulse detection settings

```
#define BB POTI ANALOG INPUT NO
/* ADC Configuration */
cy_stc_adc_channel_config_t adcChannelConfig =
    .triggerSelection
                                 = CY ADC TRIGGER TCPWM,
    .channelPriority
                                 = 0ul,
                                 = CY ADC PREEMPTION FINISH RESUME,
    . \verb|preenptionType|
    .isGroupEnd
                                 = true,
                                 = CY_ADC_DONE_LEVEL_PULSE,
    .doneLevel
    .pinAddress
                                 = BB POTI ANALOG INPUT NO,
                                 = CY ADC PORT ADDRESS SARMUX0,
    .portAddress
                                 = 0ul
    .extMuxSelect
    .extMuxEnable
                                 = true,
    .preconditionMode
                                = CY ADC PRECONDITION MODE OFF,
                                                                      (1) Post Processing Mode Setting.
                                 = CY ADC OVERLAP DIAG MODE OFF,
    .overlapDiagMode
                                 = 0u\overline{1},
    .sampleTime
                                = CY ADC CALIBRATION VALUE REGULAR,
    .calibrationValueSelect
    .postProcessingMode
                                = CY ADC POST PROCESSING MODE RANGE PULSE, /* Pulse Mode setting */
                                 = CY ADC RESULT ALIGNMENT RIGHT,
    .resultAlignment
                                = CY ADC SIGN_EXTENTION_UNSIGNED,
    .signExtention
                                = 5ul, /* Positive counter reload value */
    .averageCount
                                 = 2ul, /* Negative counter reload value */
    .rightShift
    .rangeDetectionMode
                                = CY ADC RANGE DETECTION MODE OUTSIDE RANGE, /* Outside Mode */
    .rangeDetectionLoThreshold = 0x05DCul, /* 1500 */.rangeDetectionHiThreshold = 0x09C4ul, /* 2500 */
                                                                         (2) Range Detection Value Setting.
    .mask.grpDone
                                 = false,
                                 = false,
    . \verb|mask.grpCancelled|
                                 = false,
    .mask.grpOverflow
                                = false,
    .mask.chRange
                                = true, /* Enable pulse detection interrupt */
    .mask.chPulse
    .mask.chOverflow
                                 = false,
};
                                                                     (3) Pulse Detection Interrupt Setting.
int main(void)
     enable irq(); /* Enable global interrupts. */
    SystemInit();
    /* Initialize ADC */
    uint32 t samplingCycle = (uint32 t) DIV ROUND UP((ANALOG IN SAMPLING TIME MIN IN NS *
(uint64_t)actualAdcOperationFreq), 1000000000ull);
    adcChannelConfig.sampleTime = samplingCycle;
                                                               ADC Channel Initialize. See Code Listing 5.
    Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
    /* Register ADC interrupt handler and enable interrupt */
    cy_stc_sysint_irq_t irq_cfg;
irq_cfg = (cy_stc_sysint_irq_t) {
             .sysIntSrc = pass_0_interrupts_sar_0_IRQn,
                         = CPUIntIdx3 IRQn,
             .intIdx
             .isEnabled = true,
```



### **Pulse detection procedure**

#### **Code Listing 27 Pulse detection settings**

```
Initialize Interrupt Request. See Code Listing 7.
Cy SysInt_InitIRQ(&irq_cfg);
/* Clock Configuration for TCPWMs */
uint32_t sourceFreq = 80000000ul;
uint32 t targetFreq = 2000000ul;
uint32 t divNum PWM = (sourceFreq / targetFreq);
CY ASSERT((sourceFreq % targetFreq) == 0ul); // target frequency accuracy
                                                             Enable ADC Channel. See Code Listing 8.
/\! Enable ADC ch. and PWM \!\!^*/\!\!
Cy_Adc_Channel_Enable(&BB_POTI_ANALOG_MACRO->CH[ADC
Cy_Tcpwm_Pwm_Enable(TCPWMx GRPx CNTx PWM);
Cy_Tcpwm_TriggerStart(TCPWMx_GRPx_CNTx_PWM);
                                                          TCPWM PWM Enable. See Code Listing 18.
for(;;);
                                                      TCPWM Trigger Start Select. See Code Listing 19.
```

#### 7.2 A/D conversion ISR for pulse detection

Figure 17 shows the example of ADC ISR for a pulse detection. For details on CPU interrupt handling, see the architecture technical reference manual mentioned in Related documents.




Figure 17 **Example of ADC ISR for pulse detection** 

#### 7.2.1 **Configuration**

Table 23 lists the parameters and Table 24 lists the functions of the configuration part of in SDL for ADC global settings.

Table 23 Parameters for ADC ISR for pulse detection settings

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
intrSource	Interrupt source	- (Calculated Value)
resultIdx	Index result	- (Calculated Value)



### **Pulse detection procedure**

Table 24 List of ADC ISR for pulse detection settings functions

Functions	Description	Value
Cy_Adc_Channel_GetInterrup tMaskedStatus(PASS SARchannel,INTR Source)	Returns the interrupt status	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL] INTR Source = &intrSource
Cy_Adc_Channel_ClearInterr uptStatus(SAR Channel,Source)	Clears the corresponding channel interrupt status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Source = intrSource

## 7.2.2 Sample code

See **Code Listing 28** for initial configuration of ADC ISR for pulse detection settings.

### Code Listing 28 ADC ISR for pulse detection settings



### **Diagnosis function**

#### **Diagnosis function** 8

This section shows flowcharts and examples that explain how to use the diagnosis function of the ADC.

It is possible to input from the ADC to reference voltages  $V_{REFH}$  and  $V_{REFL}$ , as shown in **Figure 18**.

 $V_{REFH}$  is the upper-limit reference voltage. The A/D value is 0xFFF (= 4095).

 $V_{REFL}$  is the lower-limit reference voltage. The A/D value is 0x000 (= 0).

These are the functions for ADC diagnosis and ADC calibration.




Figure 18 **VREFH and VREFL as analog input** 

#### 8.1 Check VZT and VFST

To conduct ADC diagnosis, see the datasheet mentioned in **Related documents** to check the maximum value of the zero-transition voltage (VZT) and the minimum value of the full-scale transition voltage (VFST).

According to the datasheet, the maximum value of VZT is (V<sub>REFL</sub> + 0.5 LSb) + 20 mV. The A/D value is 16.8 (0 + 0.5 + 20 / (5000 / 4096)).

Therefore, when  $V_{REFL}$  is input to the ADC, the value must be 16 or lower. (The A/D value  $\leq$  16 = 0x010.)

The minimum value of  $V_{EST}$  is  $(V_{REFH} - 1.5 \text{ LSb}) - 20 \text{ mV}$ . The AD value is 4077.1 (4095 - 1.5 - 20 / (5000 / 4096)).

Therefore, when  $V_{RFFH}$  is input to the ADC, the value must be 4078 or higher. (The A/D value  $\geq$  4078 = 0xFEE.)

#### 8.2 **Diagnosis procedure**

Figure 19 shows the ADC diagnosis flowchart. In this example, the minimum value of the sample time is used. If the temperature sensor channel is enabled, reference buffer mode should also be enabled. To find the proper sample time for your system, see the datasheet mentioned in **Related documents**.



### **Diagnosis function**




Figure 19 Example of ADC diagnosis flowchart

### 8.2.1 Use case

The following use case is an example of ADC diagnosis settings.

- Analog input setting:
  - VREFH
  - VREFL
- Sample time: 412.5 ns

## 8.2.2 Configuration

**Table 25** lists the parameters and **Table 26** lists the functions of the configuration part of in SDL for ADC diagnosis settings.

Table 25 Parameters for ADC diagnosis settings

Parameters	Description	Value
adcChannelConfig.triggerSelection	Trigger OFF	Oul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	0ul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	true
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )



## **Diagnosis function**

Parameters	Description	Value
adcChannelConfig.pinAddress	Pin address	When setting VREFH:
		CY_ADC_PIN_ADDR ESS_VREF_H
		When setting VREFL:
		CY_ADC_PIN_ADDR ESS_VREF_L
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	0ul
adcChannelConfig.extMuxEnable	Enables external MUX	false
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	0ul
adcChannelConfig.calibrationValueSelect	Calibration value select	Oul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	Oul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	0ul
adcChannelConfig.rightShift	Right shift	0ul
adcChannelConfig.rangeDetectionMode	Range detection mode	1ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThreshold	Range detection low threshold	0ul
adcChannelConfig.rangeDetectionHiThreshold	Range detection high threshold	0ul
adcChannelConfig.mask.grpDone	Mask group done	false
adcChannelConfig.mask.grpCancelled	Mask group cancelled	false
adcChannelConfig.mask.grpOverflow	Mask group overflow	false
adcChannelConfig.mask.chRange	Mask channel range	false
adcChannelConfig.mask.chPulse	Mask channel pulse	false
adcChannelConfig.mask.chOverflow	Mask channel overflow	false
CY_ADC_REF_BUF_MODE_ON	Select reference buffer mode 0: No reference mode selected 1: Reference buffered Vbg from SRSS 3: Reference unbuffered Vbg from SRSS	1ul
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on TRAVEO™ T2G baseboard	CY_ADC_POT_MACR O: PASS0_SAR0



### **Diagnosis function**

### Table 26 Functions for ADC diagnosis settings

Functions	Description	Value
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
Cy_Adc_SetReferenceBufferMode(PASS0_EPASS_MMIO,RefBufMode)	Sets the ePASS MMIO reference buffer mode	RefBufMode = CY_ADC_REF_BUF_MODE_ON
Cy_Adc_Diag_Enable(AnalogMacro)	Enables the diagnosis function	AnalogMacro = BB_POTI_ANALOG_MACRO
Cy_Adc_Channel_Enable(PASS SARchannel)	Enables the corresponding channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
Cy_Adc_Channel_SoftwareTrigger(PASS SARchannel)	Issues a software start trigger	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
Cy_Adc_Channel_GetGroupStatus(PASS SARchannel, GroupStatus)	Returns the group conversion status	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
Cy_Adc_Channel_GetResult(SAR Channel, Result, Status)	Gets the conversion result and status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Result = resultBuff[resultIdx], Status = statusBuff[resultIdx]

## 8.2.3 Sample code

See Code Listing 29 to Code Listing 32 for sample code for the initial configuration of ADC diagnosis settings.

### Code Listing 29 ADC diagnosis settings

```
/* ADC logical channel to be used */
#define BB POTI ANALOG PCLK
                                       CY ADC POT PCLK
#define BB_POTI_ANALOG_INPUT_NO
                                      ((cy_en_adc_pin_address_t)CY_ADC_POT_IN_NO)
/* ADC Channel Configuration */
cy_stc_adc_channel_config_t adcChannelConfig =
    .triggerSelection
                                  = CY ADC TRIGGER OFF,
    .channelPriority
                                 = 0ul,
    .preenptionType
                                 = CY_ADC_PREEMPTION_FINISH_RESUME,
                                 = true,
    .isGroupEnd
                                 = CY ADC DONE LEVEL PULSE,
    .doneLevel
                                 = CY_ADC_PIN_ADDRESS_VREF_H, /
= CY_ADC_PORT_ADDRESS_SARMUXO
    .pinAddress
                                                                  /* Analog input setting */
    .portAddress
    .extMuxSelect
                                 = 0u\overline{1},
                                                                       (1) Analog Input Setting = VREFH.
    .extMuxEnable
                                 = false,
                                 = CY ADC PRECONDITION MODE OFF,
    .overlapDiagMode .sampleTime
    .preconditionMode
                                 = CY ADC OVERLAP DIAG MODE OFF,
                                 = 0ul,
    .calibrationValueSelect = CY ADC CALIBRATION VALUE REGULAR,
                                 = CY_ADC_POST_PROCESSING_MODE_NONE,
= CY_ADC_RESULT_ALIGNMENT_RIGHT,
    .postProcessingMode
    .resultAlignment
    .signExtention
                                  = CY_ADC_SIGN_EXTENTION_UNSIGNED,
    .averageCount
                                  = 0u\overline{1},
    .rightShift
                                  = 0ul,
```



### **Diagnosis function**

### Code Listing 29 ADC diagnosis settings

```
.rangeDetectionMode
                                = CY ADC RANGE DETECTION MODE INSIDE RANGE,
    .rangeDetectionLoThreshold = Oul,
    .rangeDetectionHiThreshold = Oul,
    .mask.grpDone
                               = false,
    .mask.grpCancelled
                               = false,
    .mask.grpOverflow
                               = false,
                               = false,
    .mask.chRange
                               = false,
    .mask.chPulse
    .mask.chOverflow
                               = false
};
/* Code Example for ADC Diagnosis */
int main(void)
    enable irq(); /* Enable global interrupts. */
   SystemInit();
    /* Initialize ADC */
   uint32_t samplingCycle = (uint32_t)DIV_ROUND_UP((ANALOG_IN_SAMPLING_TIME_MIN_IN_NS *
(uint64_t)actualAdcOperationFreq), 100000000ull);
   adcChannelConfig.sampleTime = samplingCycle;
                                                              Initialize ADC Channel. See Code Listing 5.
   Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
                                                           (2) Set REF_BUF MODE. See Code Listing 30.
    /* Set ePASS MMIO reference buffer mode */.
   Cy Adc SetReferenceBufferMode (PASSO EPASS MMIO, CY ADC REF BUF MODE ON);
                                                         (3) Enable ADC Diagnosis. See Code Listing 31.
    /* Enable diag function. */ •
                                                           (4) Enable ADC Channel. See Code Listing 8.
   Cy_Adc_Diag_Enable(BB_POTI_ANALOG_MACRO)
    /* Enable ADC ch. */
   Cy_Adc_Channel_Enable(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL]);
/* Issue SW trigger */
   Cy_Adc_Channel_SoftwareTrigger(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL]);
                                                           Software Trigger Setting. See Code Listing 9.
    for(;;)
        status = DiagnosisProcedure();
        if(Test Completed == 1 && status == CY SUCCESS)
        {
            while(1);
uint32 t DiagnosisProcedure(void)
   status = CY BAD PARAM;
                                              Returns group conversion status. See Code Listing 32.
    /* Wait Group Done */
   cy_stc_adc_group_status_t Groupstatus = { false }
   Cy_Adc_Channel_GetGroupStatus(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL],&Groupstatus);
   while(Groupstatus.grpComplete == false);
    /* Get the result(s) */
   Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &resultBuff[resultIdx],
&statusBuff[resultIdx]);
                                                       Read A/D conversion data. See Code Listing 11.
    /* Get the AD value */
   uint16_t AD_Value = resultBuff[resultIdx];
    /* Increment result idx */
   resultIdx = (resultIdx + 1) % (sizeof(resultBuff) / sizeof(resultBuff[0]));
```



### **Diagnosis function**

### Code Listing 29 ADC diagnosis settings

```
if(Flag_VREFL == 1)
    /*Is the AD Value lower than the Maximum of Vzt */
    if(AD Value <= 17) /* (VREFL + 0.5 LSb) + 20 mV */
        Flag VREFL = 0;
                                                (8) Is the A/D value lower than the Maximum of VZT.
         Test Completed = 1;
        status = CY SUCCESS;
        return(status);
    else
        /*AD Value Higher than the Maximum of Vzt */
        return(CY_BAD_PARAM);
    }
                                               (5) Is the A/D value higher than the Minimum of VFST.
/* Is the A/D value Higher than the Minimum of Vfst
if(AD_Value >= 4078 && Flag VREFL == 0) /* (VREFH -1.5 LSb) - 20 mV */
    Flag VREFL = 1;
                                                             (6) Analog Input Setting = VREFL.
    adcChannelConfig.pinAddress = CY_ADC_PIN_ADDRESS_VREF_L;
                                                                ADC Channel Initialize. See Code Listing 5.
    Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
    /* Enable ADC ch. */
                                                        (7) Enable ADC Channel. See Code Listing 8.
    Cy Adc Channel Enable(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
    /* Trigger next conversion */
    Cy Adc Channel SoftwareTrigger(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
else
                                                       Software Trigger Setting. See Code Listing 9.
    /* A/D value lower than the Minimum of Vfst */
    return(CY BAD PARAM);
```

#### Code Listing 30 Cy\_Adc\_SetReferenceBufferMode() function

```
void Cy_Adc_SetReferenceBufferMode(volatile stc_PASS_EPASS_MMIO_t * base, cy_en_adc_ref_buf_mode_t
mode)
{
    base->unPASS_CTL.stcField.u2REFBUF_MODE = mode;
}
```

### Code Listing 31 Cy\_Adc\_Diag\_Enable() function

```
void Cy_Adc_Diag_Enable(volatile stc_PASS_SAR_t * base)
{
   base->unDIAG_CTL.stcField.u1DIAG_EN = 1ul;
}
```

#### Code Listing 32 Cy Adc Channel GetGroupStatus() function

```
cy_en_adc_status_t Cy_Adc_Channel_GetGroupStatus(const volatile stc_PASS_SAR_CH_t * base,
cy_stc_adc_group_status_t * status)
{
```



### **Diagnosis function**

### Code Listing 32 Cy\_Adc\_Channel\_GetGroupStatus() function

```
cy_en_adc_status_t ret = CY_ADC_SUCCESS;
un_PASS_SAR_CH_GRP_STAT_t unHwStat = { Oul };

if (NULL != status)
{
    unHwStat.u32Register = base->unGRP_STAT.u32Register;
    status->chOverflow = (unHwStat.stcField.u1CH_OVERFLOW != Oul) ? true : false;
    status->chPulseComplete = (unHwStat.stcField.u1CH_PULSE_COMPLETE != Oul) ? true : false;
    status->chRangeComplete = (unHwStat.stcField.u1CH_RANGE_COMPLETE != Oul) ? true : false;
    status->grpBusy = (unHwStat.stcField.u1GRP_BUSY != Oul) ? true : false;
    status->grpCancelled = (unHwStat.stcField.u1GRP_CANCELLED != Oul) ? true : false;
    status->grpComplete = (unHwStat.stcField.u1GRP_COMPLETE != Oul) ? true : false;
    status->grpComplete = (unHwStat.stcField.u1GRP_OVERFLOW != Oul) ? true : false;
}
else
{
    ret = CY_ADC_BAD_PARAM;
}
return ret;
}
```



#### **Calibration function**

### 9 Calibration function

It is possible to adjust the offset and gain of the ADC using the SARn\_ANA\_CAL register.

This section describes the effects of this register and how to process the calibration of the ADC.

### 9.1 Offset adjustment direction

The ADC has an offset adjustment function to compensate for offset error.

The SARn\_ANA\_CAL[7:0] register can adjust the offset.

It is possible to select code from +127 to -128 in a decimal number for SARn\_ANA\_CAL[7:0].

The offset adjustment step is a quarter of 1LSb.

The equation follows (OFST = the value of SARn\_ANA\_CAL[7:0]):

Output Digital Code = 
$$\max \left(0, \min\left(4095, floor\left(\frac{VIN}{VREFH} \times 4096 + \frac{OFST}{4}\right)\right)\right)$$

The relationship between OFST and the offset shift direction is shown in Figure 20.




Figure 20 Relationship between OFST and offset shift direction

### 9.2 Gain adjustment direction

The ADC has a gain adjustment function to compensate for gain error.

The SARn\_ANA\_CAL[20:16] register can adjust the gain.

It is possible to select code from +15 to -15 in a decimal number for SARn\_ANA\_CAL[20:16].

The gain adjustment step is a half of 1LSb.

**Application Note** 

The equation follows (GAIN= the value of SARn\_ANA\_CAL[20:16]):

Output Digital Code = 
$$\max \left( 0, \min \left( 4095, floor \left( \frac{4096 - GAIN}{VREFH} \times \left( VIN - \frac{VREFH}{2} \right) + 2048 \right) \right) \right)$$

The relationship between the GAIN and the gain shift direction is shown in Figure 21.

60 of 87



#### **Calibration function**




Figure 21 Relationship between GAIN and gain shift direction

## 9.3 Calibration procedure

**Figure 22** shows the example flowchart of ADC calibration. First adjust the offset, and next adjust the gain. If temperature sensor channel is enabled, reference buffer mode should also be enabled.




Figure 22 Example flowchart of ADC calibration

# 9.3.1 Configuration

Table 27 lists the parameters of the configuration part of in SDL for ADC calibration procedure settings.

Table 27 Parameters for ADC calibration procedure settings

Parameters	Description	Value
.offset	Offset calibration setting	127ul
.gain	Gain calibration setting	0ul
CY_ADC_REF_BUF_MODE_ON	Select reference buffer mode	1ul (See <b>Table 25</b> )



#### **Calibration function**

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0

#### **Functions for ADC calibration procedure settings** Table 28

Functions	Description	Value
Cy_Adc_SetReferenceBufferMode(PASS0_EPASS_MMIO,RefBufMode)	Sets the ePASS MMIO reference buffer mode	RefBufMode = CY_ADC_REF_BUF_MODE_ON
Cy_Adc_Diag_Enable(AnalogMacro)	Enables the diagnosis function	AnalogMacro = BB_POTI_ANALOG_MACRO

#### 9.3.2 Sample code

See Code Listing 33 for a sample code for initial configuration of ADC calibration procedure settings.

#### **Code Listing 33 ADC calibration procedure settings**

```
/* Calibration Setting */
cy_stc_adc_analog_calibration_conifg_t calibrationConfig =
    .offset = 127ul,/* Offset Calibration Setting */
    .gain = Oul,/* Gain Calibration Setting */
};
int main (void)
    __enable_irq(); /* Enable global interrupts. */
    SystemInit();
                                                           Set REF_BUF MODE. See Code Listing 30.
    /\star Set ePASS MMIO reference buffer mode \star/
    Cy_Adc_SetReferenceBufferMode(PASS0_EPASS_MMIO,CY_ADC_REF_BUF_MODE_ON);
      Enable diag function. */
    Cy_Adc_Diag_Enable(BB_POTI_ANALOG_MACRO);
                                                         (2) Enable ADC Diagnosis. See Code Listing 31.
    if(Offset_Calibration() == true) _
        //Gain Status = Gain Calibration();
                                                            (3) Offset Adjustment.
        if(Gain Calibration() == true)
            /* Test Completed */
            while (1);
                                                            (4) Gain Adjustment.
        }
        else
            /* Error */
            while(1);
    else
        /* Error */
        while (1);
```



#### **Calibration function**

#### Offset adjustment procedure 9.4

Figure 23 shows the flowchart of offset adjustment.




Figure 23 **Example flowchart of offset adjustment** 

#### 9.4.1 Use case

The following use case is an example of offset adjustment using ADC logical channel 0.



### **Calibration function**

#### Configuration 9.4.2

Table 29 lists the parameters and Table 30 lists the functions of the configuration part of in SDL for offset adjustment procedure settings.

Table 29 Parameters for offset adjustment procedure settings

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
CY_ADC_REF_BUF_MODE_ON	Select reference buffer mode	1ul (See <b>Table 25</b> )
calibrationConfig.offset	Calibration offset value	-128 or more, 127 or less
resultBuff	Conversion result buffer	- (Calculated Value)

Table 30 **Functions for offset adjustment procedure settings** 

Functions	Description	Value
Cy_Adc_Channel_SoftwareTrigger(PASS SARchannel)	Issues a software start trigger	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
<pre>Cy_Adc_Channel_GetGroupStatus(PASS SARchannel, GroupStatus)</pre>	Returns the group conversion status	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
<pre>Cy_Adc_Channel_GetResult(SAR Channel, Result, Status)</pre>	Gets the conversion result and status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Result = &resultBuff, Status = &statusBuff
Cy_Adc_SetAnalogCalibrationValue(PASS SARchannel, &calibrationConfig)	Sets the analog calibration value	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  Calibration Configure =  calibrationConfig
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
<pre>Cy_Adc_SetReferenceBufferMode(PASS0_EP ASS_ MMIO,RefBufMode)</pre>	Sets ePASS MMIO reference buffer mode	RefBufMode = CY_ADC_REF_BUF_MODE_ON
Cy_Adc_Diag_Enable(AnalogMacro)	Enables the diagnosis function	AnalogMacro = BB_POTI_ANALOG_MACRO
Cy_Adc_Channel_Enable(PASS SARchannel)	Enables the corresponding channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]



#### **Calibration function**

#### 9.4.3 Sample code

See Code Listing 34 to Code Listing 35 for sample code snippets for initial configuration of offset adjustment procedure settings.

#### **Code Listing 34** Offset adjustment procedure settings

```
#define BB POTI ANALOG MACRO
                                      CY ADC POT MACRO
/* Calibration Setting */
cy_stc_adc_analog_calibration_conifg_t calibrationConfig =
    .offset = 127ul,/* Offset Calibration Setting */
           = Oul, /* Gain Calibration Setting */
};
int main(void)
    enable irq(); /* Enable global interrupts. */
                                                                       (1) Set Gain Correction to "0".
    SystemInit();
                                                                         (2) Set VREFL Voltage to Input.
    /* Set Gain Coreection to 0" */
    calibrationConfig.gain = Oul; -
    /* Set VREFL Voltage to Input */
    adcChannelConfig.pinAddress = CY_ADC_PIN_ADDRESS_VREF_L /* Set Offset Compensation to "127" \star/
                                                                   (3) Set offset compensation to "127".
    calibrationConfig.offset = 127ul;
     if(Offset Calibration() == true) .
        //Gain_Status = Gain_Calibration();
                                                                    (4) Start A/D Conversion of Channel x.
        if(Gain_Calibration() == true)
             /* Test Completed */
            while (1);
        else
             /* Error */
            while (1);
    else
        /* Error */
        while(1);
/* Function: GetAdcValue
uint16 t GetAdcValue(void)
                                                            Software Trigger Setting. See Code Listing 9.
    /* trigger ADC */
    Cy_Adc_Channel_SoftwareTrigger(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
    /* wait ADC completion */
    Cy SysTick DelayInUs(10000);
    cy_stc_adc_group_status_t Groupstatus = { false };
                                                   Returns A/D conversion status. See Code Listing 32.
    do {
        Cy Adc Channel GetGroupStatus(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &Groupstatus);
    }while(Groupstatus.grpComplete == false);
```



#### **Calibration function**

### Code Listing 34 Offset adjustment procedure settings

```
/* Get the result(s) */
    Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &resultBuff, &statusBuff);
    return resultBuff;
                                                          Read A/D conversion data. See Code Listing 11.
/* Function: OffsetCalibration
bool Offset Calibration(void)
                                                              (5) Is the A/D value higher than "0x000"?
    /* Start A/D Conversion and get the A/D value
    result = GetAdcValue();
                                                    (6) Decrement the value of offset compensation by "1".
    /* Is the A/D Value Higher than 0 ? */
    if(result > 0)
         ^{\prime \star} Decrment the Value of Offset Compensation by "1" ^{\star \prime}
        for(offset VREFL = 127; offset VREFL >= -128; offset VREFL -= 1)
             /* Set "offset VREFL" to offset regist value */
            calibrationConfig.offset = offset VREFL;
            Cy Adc SetAnalogCalibrationValue (BB POTI ANALOG MACRO, &calibrationConfig);
                                                  Analog Calibration Value Setting. See Code Listing 35.
             /* Get AD Value */
            result = GetAdcValue();
                                                                    (7) Start A/D Conversion of Channel x.
             /* Does the A/D value Equal to 0 ? */
                                                                (8) Does the A/D value equal to "0x000"?
             if(result == 0)
                 break;
                                                        (10) Store the current value of offset compensation as
                                                        "offset_VREFL" in the memory.
             if (offset VREFL == -128)
                                              (9) Does the value of offset compensation equal to "-128"?
                 /* Error */
                 return false;
                                                   (11) Set VREFH voltage to input.
    else
        /* result <= 0x000 */
        /* End of Offset Adjustment with Abnormality */
                                                                   (12) Set offset compensation to "-128".
        return false;
    /* Setting for VREFH */
                                                                          Analog Calibration Value Setting.
    /* Set VREFH Voltage to Input */
                                                                          See Code Listing 35.
    adcChannelConfig.pinAddress = CY_ADC_PIN_ADDRESS_VREF_H;
    /* Set Offset Compensation to "-128"
    calibrationConfig.offset = -128;
    Cy Adc SetAnalogCalibrationValue(BB POTI ANALOG MACRO, &calibrationConfig);
                                                              ADC Channel Initialize. See Code Listing 5.
    Cy Adc Channel Init(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &adcChannelConfig);
    /* Enable ADC ch. */
    Cy Adc Channel Enable(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
    /* Start A/D Conversion and get the A/D value */
                                                                Enable ADC Channel. See Code Listing 8.
    result = GetAdcValue(); -
    /* Is the AD value lower than 0xFFF */
                                                               (13) Start A/D Conversion of Channel x.
```



#### **Calibration function**

### Code Listing 34 Offset adjustment procedure settings

```
(14) Is the A/D value lower than "0xFFF"?
if(result < 0xFFF) •
    /* Increment the Value of Offset Compensation by "1" */
    for(offset VREFH = -128; offset VREFH <= 127; offset VREFH += 1)
                                               (15) Increment the value of offset compensation by "1"
        /* Set "offset VREFH" to offset regist value */
        calibrationConfig.offset = offset_VREFH;
        Cy Adc SetAnalogCalibrationValue(BB POTI ANALOG MACRO, &calibrationConfig);
                                              Analog Calibration Value Setting. See Code Listing 35.
        /* Get AD Value */
        result = GetAdcValue(); -
                                                            (16) Start A/D Conversion of Channel x.
        /* Does the A/D value Equal to 4095 ? */
                                                           (17) Does the A/D value equal to "0xFFF"?
        if(result == 0xFFF)
            break; -
                                                  (19) Store the current value of offset compensation as
                                                  "offset_VREFH" in the memory.
        /* Does the value of offset compensation equal to "127" ? */
         if(offset VREFH == 127)
             /* End of Offset Adjustment with
            return false;
                                           (18) Does the value of offset compensation equal to "127"?
else
    /* End of Offset Adjustment with Abnormality */
    return false;
/* Does "(offset VREFH+offset VREFL)>>1" greater than "125" ?*/
int32_t Value = (offset_VREFH+offset_VREFL)>>1;
if(Value > 125)
                            (20) Does "(offset_VREFH + offset_VREFL)>>1" greater than "125"?
    /* End of Offset Adjustment with Abnormality */
    return false;
/* Set the value of offset compensation to ((offset VREFH+offset VREFL)>>1) + 2 */
calibrationConfig.offset = ((offset VREFH+offset VREFL)>>1) + 2;
return true;
                                                  (21) Set the value of offset compensation to
                                                   "((offset_VREFH + offset_VREFL)>>1) + 2"
```

#### Code Listing 35 Cy\_Adc\_SetAnalogCalibrationValue() function



### **Calibration function**

### Code Listing 35 Cy\_Adc\_SetAnalogCalibrationValue() function

```
unAnaCal.stcField.u8AOFFSET = config->offset;
unAnaCal.stcField.u5AGAIN = config->gain;
base->unANA_CAL.u32Register = unAnaCal.u32Register;
}
else
{
    ret = CY_ADC_BAD_PARAM;
}
return ret;
}
```

# 9.5 Gain adjustment procedure

Figure 24 shows the flowchart of gain adjustment.



#### **Calibration function**




Figure 24 **Example flowchart of gain adjustment** 

#### 9.5.1 **Use case**

The following use case is an example of gain adjustment using ADC logical channel 0.



### **Calibration function**

#### Configuration 9.5.2

Table 31 lists the parameters and Table 32 lists the functions of the configuration part of in SDL for ADC global settings.

Parameters for gain adjustment procedure settings Table 31

Parameters	Description	Value
BB_POTI_ANALOG_MACRO	Analog macro for the potentiometer on the TRAVEO™ T2G baseboard	CY_ADC_POT_MACRO: PASS0_SAR0
calibrationConfig.gain	Calibration gain value	-15 or more, 15 or less
resultBuff	Conversion result buffer	- (Calculated Value)

#### **Functions for gain adjustment procedure settings** Table 32

Functions	Description	Value
Cy_Adc_Channel_SoftwareTri gger(PASS SARchannel)	Issues a software start trigger	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
<pre>Cy_Adc_Channel_GetGroupSta tus(PASS SARchannel, GroupStatus)</pre>	Returns the group conversion status	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]
<pre>Cy_Adc_Channel_GetResult(S AR Channel, Result, Status)</pre>	Gets the conversion result and status	SAR Channel = BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL], Result = &resultBuff, Status = &statusBuff
Cy_Adc_SetAnalogCalibratio nValue(PASS SARchannel, &calibrationCon fig)	Sets the analog calibration value	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  Calibration Configure =  calibrationConfig
Cy_Adc_Channel_Init(PASS SARchannel,ADCchannel Configure)	Initializes the ADC channel	PASS SARchannel =  &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]  ADCchannel Configure =  adcChannelConfig
Cy_Adc_Channel_Enable(PASS SARchannel)	Enables the corresponding channel	PASS SARchannel = &BB_POTI_ANALOG_MACRO- >CH[ADC_LOGICAL_CHANNEL]



#### **Calibration function**

#### 9.5.3 Sample code

See Code Listing 36 for sample code for initial configuration of gain adjustment procedure settings

#### **Code Listing 36 Gain adjustment procedure settings**

```
#define BB_POTI_ANALOG_MACRO
                                   CY_ADC_POT_MACRO
/* Calibration Setting */
cy_stc_adc_analog_calibration_conifg_t calibrationConfig =
    .offset = 127ul,/* Offset Calibration Setting */
    .gain = 0ul,/* Gain Calibration Setting */
};
int main (void)
    _enable_irq(); /* Enable global interrupts. */
   SystemInit();
   if(Offset Calibration() == true)
        //Gain Status = Gain Calibration();
       if(Gain Calibration() == true)
            /* Test Completed */
           while (1);
       else
            /* Error */
           while (1);
   else
        /* Error */
       while(1);
 *******************
/* Function: GetAdcValue
uint16_t GetAdcValue(void)
    /* trigger ADC */
   Cy Adc Channel SoftwareTrigger(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL]);
                                                      Software Trigger Setting. See Code Listing 9.
   /* wait ADC completion */
   Cy SysTick DelayInUs(10000);
   cy_stc_adc_group_status_t Groupstatus = { false };
                                                Returns A/D conversion status. See Code Listing 32.
   do{
        Cy Adc Channel GetGroupStatus(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &Groupstatus);
    }while (Groupstatus.grpComplete == false);
    /* Get the result(s) */
   Cy Adc Channel GetResult(&BB POTI ANALOG MACRO->CH[ADC LOGICAL CHANNEL], &resultBuff, &statusBuff);
                                                     Read A/D conversion data. See Code Listing 11.
   return resultBuff;
/* Function: Gain_Calibration
```



#### **Calibration function**

#### **Code Listing 36 Gain adjustment procedure settings**

```
(1) Set Gain Correction to "15".
                                                                 (2) Set VREFL Voltage to Input.
bool Gain Calibration (void)
   int16 t Gain;
   /* Set Gain Correction setting to "15" */
                                                                         Analog Calibration Value
   calibrationConfig.gain = 15;
                                                                         Setting. See Code Listing 35.
    /* Set VREFL Voltage to Input */
   adcChannelConfig.pinAddress = CY_ADC_PIN_ADDRESS_VREF_L;
   Cy Adc SetAnalogCalibrationValue(BB POTI ANALOG MACRO, &calibrationConfig);
   Cy_Adc_Channel_Init(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL], &adcChannelConfig);
                                                            Initialize ADC Channel. See Code Listing 5.
    /* Enable ADC ch. */
   Cy_Adc_Channel_Enable(&BB_POTI_ANALOG_MACRO->CH[ADC_LOGICAL_CHANNEL]);
      Start A/D value Conversion
   result = GetAdcValue();
                                                              Enable ADC Channel. See Code Listing 8.
                                                              (3) Start A/D Conversion of Channel x.
    if(result > 0)
         for (Gain = 15; Gain >=-14; Gain -=
                                                              (4) Is the A/D value higher than "0x000"?
                                                Analog Calibration Value Setting. See Code Listing 35.
            /* Set gain to register */
            calibrationConfig.gain = Gain;
            Cy Adc SetAnalogCalibrationValue (BB POTI ANALOG MACRO, &calibrationConfig);
                                                                 (5) Start A/D Conversion of Channel x.
            result = GetAdcValue();
                                                           (6) Does the A/D value equal to "0x000"?
            /* Does the A/D value equa
            if(result == 0)
                                                   (7) Set gain compensation to "the current value - 1".
                /* Set gain compension to "gain"
                calibrationConfig.gain = Gain - 1;
                Cy Adc SetAnalogCalibrationValue(BB POTI ANALOG MACRO, &calibrationConfig);
                break;
                                                 Analog Calibration Value Setting. See Code Listing 35.
                                               (8) Does the value of gain compensation equal to "-14"
            if (Gain == -14) -
               End of Offset Adjustment with Abnormality */
                return false:
   return true;
```



### **Temperature sensor**

#### 10 Temperature sensor


The temperature sensor can measure the chip temperature using an ADC. To accurately measure the temperature at run time, use the reference measurement done during production. This reference data is stored in SFlash along with other calibration data. See the "SAR ADC" chapter of the architecture TRM for the exact address to read this data.

This section shows an example chip temperature measurement flow.

Ensure that you have configured the settings as described in the **Basic ADC global settings** section.

#### 10.1 Temperature measurement procedure

Figure 25 shows the example flowchart of the chip temperature measurement.



**Example flowchart of temperature measurement** 

- (1) ADC calibration: See 9.3 for example of offset and gain adjustment.
- (2) Check VREFH and VREL: See 8.2 for example of VREFH and VREFL diagnosis.
- (3) Set the reference buffer mode: Set the PASS\_CTL register to enable reference buffer mode.
- (4) Set the temperature sensor register: Set bit 9, 8 and 6 of PASS\_TEST\_CTL register to '1' only for CYT2B. For other devices, keep the default value.
- (5) Read the bandgap reference (V<sub>BG</sub>) using ADC: Store the A/D conversion result of V<sub>BG</sub>.



### **Temperature sensor**

- (6) Read the temperature sensor output (V<sub>BE</sub>) using ADC: Store the A/D conversion result of V<sub>BE</sub>. To find the proper sample time for the temperature sensor, see the datasheet mentioned in Related documents.
- (7) Calculate the internal chip temperature:
- (7.1) V<sub>BE</sub> (temperature sensor output) has a second-order dependency on temperature (T) and can be described by the following equation:

$$V_{BE} = aT^2 + bT + c$$

To calculate the temperature from V<sub>BE</sub>, you must know the coefficients (a, b, and c) of the above equation. These coefficients can be calculated using the data (V<sub>BE</sub> measured at three different temperatures) stores in SFlash. See the  $\frac{1}{2}$  architecture TRM for details. The three combinations of  $(V_{BE}, T)$  to be used depends on the supply voltage (V<sub>DDA</sub>). For example, to calculate polynomial coefficients:

When  $V_{DDA} = 3.3 \text{ V}$ , use SFlash data set#0 and set#1 in the architecture TRM When  $V_{DDA} = 5.0 \text{ V}$ , use SFlash data set#0 and set#2 in the architecture TRM

- (7.2) Because the ADC reference voltage may have changed from the calibration, V<sub>RF</sub> must be scaled using the ratio of the bandgap voltage at ROOM temperature using ADC ( $V_{BG\_S3}$ ) and  $V_{BG}$ , where  $V_{BE\_NEW} =$  $V_{BE} \times \left(\frac{V_{BG\_S3}}{V_{BC}}\right)$  before it is used to calculate the temperature.
- (7.3) Calculate temperature using the above polynomial:

$$V_{BE\ NEW} = aT^2 + bT + c$$

- (7.4) After calculating the temperature, the accuracy can be improved by using the bandgap reference from the nearest temperature in step (7.2). Essentially, if the temperature calculated in step (7.3) is close to a. COLD (-40), repeat step (7.2) with the bandgap voltage at COLD temperature using ADC ( $V_{BG\_S2}$ ) and recalculate the temperature using step (7.3).
- b. HOT (150), repeat step (7.2) with the bandgap voltage at HOT temperature using ADC (V<sub>BG CHI</sub>) and recalculate the temperature using step (7.3).
- c. ROOM (27), temperature calculated in step (7.3) is the final temperature.

#### 10.2 Use case

- V<sub>DDDA</sub> = 5.0 V
- ADC logical channel: 0
- Number of iterations to get the ADC readings: 16
- Sampling time: 120 ADC clock cycles



### **Temperature sensor**

#### Configuration 10.3

Table 33 lists the parameters and Table 34 lists the functions of the configuration part of in SDL for the temperature measurement.

Table 33 Parameters for temperature measurement

Parameters	Description	Value
USE_TEMPERATURE_TRIM_VALUES	Select the analog power rails.	USE_TRIM_FOR_5P0V_VDDA
	3.3 V:	
	USE_TRIM_FOR_3P3V_VD	
	DA	
	5.0 V:	
	USE_TRIM_FOR_5P0V_VD DA	
ADC_LOGICAL_CHANNEL	ADC logical channel to be used	Oul
ADC_CH_NUM_OF_ITERATION	Number of iterations to get the ADC readings	16ul
ADC_CH_SAMPLE_TIME	Sample time in ADC clock cycles	120ul
adcChannelConfig.triggerSelection	Trigger OFF	Oul (See <b>Table 3</b> )
adcChannelConfig.channelPriority	Channel priority	Oul
adcChannelConfig.preenptionType	Pre-emption type	3ul (See <b>Table 3</b> )
adcChannelConfig.isGroupEnd	Is group end?	True
adcChannelConfig.doneLevel	Done level	Oul (See <b>Table 3</b> )
adcChannelConfig.pinAddress	Pin address	channelAddress
adcChannelConfig.portAddress	Port address	Oul (See <b>Table 3</b> )
adcChannelConfig.extMuxSelect	External MUX select	0ul
adcChannelConfig.extMuxEnable	Enables external MUX	True
adcChannelConfig.preconditionMode	Pre-condition mode	Oul (See <b>Table 3</b> )
adcChannelConfig.overlapDiagMode	Overlap diagnostics mode	Oul (See <b>Table 3</b> )
adcChannelConfig.sampleTime	Sample time	ADC_CH_SAMPLE_TIME
adcChannelConfig.calibrationValueSelect	Calibration value select	1ul (See <b>Table 3</b> )
adcChannelConfig.postProcessingMode	Post processing mode	1ul (See <b>Table 3</b> )
adcChannelConfig.resultAlignment	Result alignment	Oul (See <b>Table 3</b> )
adcChannelConfig.signExtention	Sign extension	Oul (See <b>Table 3</b> )
adcChannelConfig.averageCount	Average count	(ADC_CH_NUM_OF_ITERATIO N-1)
adcChannelConfig.rightShift	Right shift	Oul
adcChannelConfig.rangeDetectionMode	Range detection mode	1ul (See <b>Table 3</b> )
adcChannelConfig.rangeDetectionLoThresh old	Range detection low threshold	0x0000ul
adcChannelConfig.rangeDetectionHiThresh old	Range detection high threshold	0x0FFFul
adcChannelConfig.mask.grpDone	Mask group done	True
adcChannelConfig.mask.grpCancelled	Mask group cancelled	False



### **Temperature sensor**

Parameters	Description	Value
adcChannelConfig.mask.grpOverflow	Mask group overflow	False
adcChannelConfig.mask.chRange	Mask channel range	False
adcChannelConfig.mask.chPulse	Mask channel pulse	False
adcChannelConfig.mask.chOverflow	Mask channel overflow	False

#### Table 34 **Functions for temperature measurement**

Functions	Description	Value
AdcReadChannelData(cy_en_adc_pin_address_t channelAddress)	Reads the ADC conversion result of the target pin address	CY_ADC_IN_VBG (Y_ADC_PIN_ADDRESS_VBG = 38ul), CY_ADC_IN_TEMP (CY_ADC_PIN_ADDRESS_VTE MP = 39ul)
<pre>AdcConfigureChannel(cy_en_adc_pin_address_t channelAddress)</pre>	Initializes and enables the ADC channel	
<pre>Cy_Adc_CalculateDieTemperature(cy_stc_adc_temp_ ref_t *refValue, cy_stc_adc_temp_raw_t *rawValue)</pre>	Calculates the chip temperature	&tempRefValue, &tempRawValue

#### 10.4 Sample code

See Code Listing 37 to Code Listing 41 for sample code of temperature measurement.

#### Code Listing 37 Temperature measurement settings

```
/** Select the analaog power rails as per your hardware */
#define USE_TRIM_FOR_3P3V_VDDA
#define USE_TRIM_FOR_5P0V_VDDA
                                                              0111
                                                              1ul
#define USE TEMPERATURE TRIM VALUES
                                                             USE TRIM FOR 5POV VDDA
/** Read from the SFLASH table */
#if (USE_TEMPERATURE_TRIM_VALUES == USE_TRIM_FOR_3P3V_VDDA)
    /** SFLASH table for VDDA - 3.3V */
                                                              0x17000654ul
     #define EPASS TEMP TRIM TEMP COLDSORT
     #define EPASS_TEMP_TRIM_TEMP_ROOMSORT
#define EPASS_TEMP_TRIM_TEMP_HOTCLASS
#define EPASS_TEMP_TRIM_DIODE_COLDSORT
                                                             0x1700064Eu1
                                                             0x1700065Aul
                                                             0x17000656ul
     #define EPASS TEMP TRIM DIODE ROOMSORT
#define EPASS TEMP TRIM DIODE HOTCLASS
                                                             0x17000650ul
                                                             0x1700065Cul
     #define EPASS_TEMP_TRIM_VBG_COLDSORT
                                                             0x17000658ul
     #define EPASS_TEMP_TRIM_VBG_ROOMSORT
                                                             0x17000652ul
     #define EPASS TEMP TRIM VBG HOTCLASS
                                                             0x1700065Eul
#else
/** SFLASH table for VDDA - 5V */
                                                             0x17000654ul
     #define EPASS_TEMP_TRIM_TEMP_COLDSORT
     #define EPASS_TEMP_TRIM_TEMP_ROOMSORT
#define EPASS_TEMP_TRIM_TEMP_HOTCLASS
                                                              0x1700064Eul
                                                              0x1700065Aul
     #define EPASS_TEMP_TRIM_DIODE_COLDSORT
#define EPASS_TEMP_TRIM_DIODE_ROOMSORT
#define EPASS_TEMP_TRIM_DIODE_HOTCLASS
                                                              0x1700066Eu1
                                                             0x1700066Aul
                                                             0x17000672ul
     #define EPASS_TEMP_TRIM_VBG_COLDSORT
#define EPASS_TEMP_TRIM_VBG_ROOMSORT
                                                              0x17000670ul
                                                             0x1700066Cul
     #define EPASS_TEMP_TRIM_VBG_HOTCLASS
                                                             0x17000674ul
#endif /* (USE_TEMPERATURE_TRIM_VALUES == USE_TRIM_FOR_3P3V_VDDA) */
/** SFLASH table read macro */
#define GET SFLASH VALUE(x)
                                                              CY GET REG16(x)
#define GET_TRIM_VALUE(x)
                                                              (GET_SFLASH_VALUE(x) & 0xFFFFu)
 ** Temperature trim values read from SFLASH */
#define TEMP TRIM TEMP ROOMSORT
                                                              GET TRIM VALUE (EPASS TEMP TRIM TEMP ROOMSORT)
```



### **Temperature sensor**

### **Code Listing 37** Temperature measurement settings

```
#define TEMP TRIM TEMP COLDSORT
                                                  GET TRIM VALUE (EPASS TEMP TRIM TEMP COLDSORT)
#define TEMP TRIM TEMP HOTCLASS
                                                  GET TRIM VALUE (EPASS TEMP TRIM TEMP HOTCLASS)
#define TEMP TRIM DIODE ROOMSORT
                                                  GET_TRIM_VALUE(EPASS_TEMP_TRIM_DIODE_ROOMSORT)
                                                  GET TRIM VALUE (EPASS TEMP TRIM DIODE COLDSORT)
#define TEMP TRIM DIODE COLDSORT
#define TEMP TRIM DIODE HOTCLASS
                                                  GET TRIM VALUE (EPASS TEMP TRIM DIODE HOTCLASS)
                                                  GET_TRIM_VALUE(EPASS_TEMP_TRIM_VBG_ROOMSORT)
GET_TRIM_VALUE(EPASS_TEMP_TRIM_VBG_COLDSORT)
GET_TRIM_VALUE(EPASS_TEMP_TRIM_VBG_HOTCLASS)
#define TEMP_TRIM_VBG_ROOMSORT
#define TEMP_TRIM_VBG_COLDSORT
#define TEMP TRIM VBG HOTCLASS
^{\star} Macro definition for ADC instance and Temperature measurement channels
/** ADC instance, clock and irq configuration macro */
                                                  PASSO SARO
#define CY ADC MACRO
#define CY ADC MMIO MACRO
                                                  PASSO EPASS MMIO
#define CY_ADC_PCLK
#define CY_ADC_IRQN
                                                  PCLK PASSO CLOCK SARO
                                                  pass_0_interrupts_sar_0_IRQn
/** ADC channels for diode and temperature measurements */
                                                 CY_ADC_PIN_ADDRESS VBG
#define CY ADC IN VBG
#define CY ADC IN TEMP
                                                  CY ADC PIN ADDRESS VTEMP
/** ADC logical channel to be used */
#define ADC LOGICAL CHANNEL
/** Number of iteration to get the ADC readings */
#define ADC CH NUM OF ITERATION
                                                  16111
/** Sample time for sampling ADC channel */
#define ADC CH SAMPLE TIME
                                                 120ul
/** Defines low and high range for range detection mode */
#define ADC CH RANGE DETECT LOW
#define ADC CH RANGE DETECT HIGH
/** Select the internal current requirement for the die-temperature sensor
    0->1uA, 2->2uA, 3->5uA, 3->10uA */
#define ADC_CAL_TS_CUR_SEL_VALUE
#define ADC_CAL_TS_CUR_SEL_OFFSET
#define ADC_CAL_TS_CUR_SEL_MASK
                                                  8ul
                                              (ADC CAL TS CUR SEL VALUE << ADC CAL TS CUR SEL OFFSET)
/** Select current or voltage output from the die-temperature sensor
      0->current, 1->voltage */
#define ADC_CAL_TS_VI_SEL_VALUE
#define ADC_CAL_TS_VI_SEL_OFFSET
                                                1111
                                                6ul
#define ADC CAL TS VI SEL MASK
                                               (ADC CAL TS VI SEL VALUE << ADC CAL TS VI SEL OFFSET)
/** Setup test calibration register to measure the die-temperature */
#define ADC_CAL_TEMP_TEST_CTL_ADDR_OFFSET (0x80)
#define ADC_CAL_TEMP_TEST_CTL_ADDR (uint32_t)CYREG_PASS0_PASS_CTL + ADC_CAL_TEMP_TEST_CTL_ADDR_OFFSET)
#define ADC CAL TEMP TEST CTL MASK
                                                  (ADC CAL TS CUR SEL MASK | ADC CAL TS VI SEL MASK)
/* Global Variables
* \var cy_stc_adc_channel_config_t adcChannelConfig
* \brief ADC channel configuration structure
cy_stc_adc_channel_config_t adcChannelConfig =
    .triggerSelection
                                = CY ADC TRIGGER OFF,
    .channelPriority
                                = 0ul
                               = CY ADC_PREEMPTION_FINISH_RESUME,
    .preenptionType
                                = true,
    .isGroupEnd
                                = CY ADC DONE LEVEL PULSE,
    .doneLevel
                               = CY ADC PIN ADDRESS VREF L,
    .pinAddress
                                = CY_ADC_PORT_ADDRESS_SARMUX0,
    .portAddress
    .extMuxSelect
                                = 0ul,
```



### **Temperature sensor**

### Code Listing 37 Temperature measurement settings

```
.extMuxEnable
                           = CY ADC PRECONDITION MODE OFF,
   .preconditionMode
                           = CY_ADC_OVERLAP_DIAG_MODE_OFF,
   .overlapDiagMode
   .sampleTime
                           = ADC CH SAMPLE TIME,
   = CY ADC SIGN EXTENTION UNSIGNED,
   .signExtention
   .averageCount
                           = (ADC_CH_NUM_OF_ITERATION-1),
                           = 0ul,
   .rightShift
   .rangeDetectionHiThreshold = ADC CH RANGE DETECT HIGH,
   .mask.grpDone
                           = true,
   .mask.grpCancelled
                           = false,
   .mask.grpOverflow
                          = false,
                           = false,
   .mask.chRange
   .mask.chPulse
                           = false,
   .mask.chOverflow
                           = false,
};
* \var static bool isConversionComplete
* \brief ADC conversion complete flag
static bool isConversionComplete = false;
* \var static uint16_t resultBuff
* \brief ADC conversion result buffer place holder
static uint16 t resultBuff[ADC CH NUM OF ITERATION];
* \var static cy_stc_adc_ch_status_t statusBuff
* \brief ADC conversion status buffer place holder
static cy_stc_adc_ch_status_t statusBuff[ADC_CH_NUM_OF_ITERATION];
* \var static double temperatureData
^{\star} \brief stores internal die-temperature value
static double temperatureData;
```

### **Code Listing 38** Temperature measurement

```
int main (void)
    cy stc adc temp ref t tempRefValue;
    cy stc adc temp raw t tempRawValue;
    /* Enable global interrupts. */
    __enable_irq();
    SystemInit();
    /\!\!\!\!^{\star} Update the sort temperature value matrix A ^{\star}/\!\!\!\!
    tempRefValue.adcTempValues.coldValue = -(TEMP TRIM TEMP COLDSORT / 10.0);
    // Note: Temperature data read from sFLASH is multiple of 10.
    tempRefValue.adcTempValues.roomValue = (TEMP TRIM TEMP ROOMSORT / 10.0);
    // Note: Temperature data read from sFLASH is multiple of 10.
    tempRefValue.adcTempValues.hotValue = (TEMP TRIM TEMP HOTCLASS / 10.0);
    // Note: Temperature data read from sFLASH is multiple of 10.
    /* Update the sort temperature adc value matrix b */
    tempRefValue.adcDiodeValues.coldValue = (uint16 t) TEMP TRIM DIODE COLDSORT;
    tempRefValue.adcDiodeValues.roomValue = (uint16_t)TEMP_TRIM_DIODE_ROOMSORT;
tempRefValue.adcDiodeValues.hotValue = (uint16_t)TEMP_TRIM_DIODE_HOTCLASS;
    /* Update the reference Vbg values */
```



### Temperature sensor

#### **Code Listing 38 Temperature measurement**

```
tempRefValue.adcVbgValues.coldValue = (uint16 t)TEMP TRIM VBG COLDSORT;
tempRefValue.adcVbgValues.roomValue = (uint16 t) TEMP TRIM VBG ROOMSORT;
tempRefValue.adcVbgValues.hotValue = (uint16_t) TEMP_TRIM_VBG_HOTCLASS;
^{\prime} This block needs to be called every time when reading the die temperature ^{\star}/
    /* SoftTrim API */
                                                          (1) ADC calibration. See Code Listing 33.
    AdcCalculateSoftTrim(CY ADC MACRO); -
    /* Test with the updatded calibration values
    AdcCheckSoftTrim();
                                                       (2) Check VREFH and VREFL. See Code Listing 29.
    /* Set reference buffered mode on - to pump Vbg from SRSS */
    Cy_Adc_SetReferenceBufferMode(CY_ADC_MMIO_MACRO, CY_ADC_REF_BUF_MODE_ON);
                                               (3) Set the reference buffer mode. See Code Listing 30.
    ^{\prime \star} Set current configuration for temperature sensor to 10uA for better accuracy ^{\star \prime}
    CY SET REG32 (ADC CAL TEMP TEST CTL ADDR, ADC CAL TEMP TEST CTL MASK)
                                            (4) Set the temperature sensor register only for CYT2B.
    /* Read and update the raw values for VBG and Temp Sensor */
    tempRawValue.adcVbgRawValue = AdcReadChannelData(CY ADC IN VBG);
                                     (5) Read the bandgap reference using ADC. See Code Listing 39.
    tempRawValue.adcVtempRawValue = AdcReadChannelData(CY ADC IN TEMP)
                           (6) Read the temperature sensor output using ADC. See Code Listing 39.
    /* Calculate the internal die temperature */
    temperatureData = Cy Adc CalculateDieTemperature(&tempRefValue, &tempRawValue);
                            (7) Calculate the internal chip temperature. See Code Listing 41.
for(;;)
    if(temperatureData == 0.0)
         ^{\prime\star} Reaching here means SFLASH doesn't have valid values ^{\star\prime}
        CY ASSERT (false);
```

#### **Code Listing 39** AdcReadChannelData() function

```
static uint16_t AdcReadChannelData(cy_en_adc_pin_address_t channelAddress)
   unsigned long avgAdcValue = Oul;
                                                         See Code Listing 40.
   AdcConfigureChannel(channelAddress); -
       Cy Adc Channel SoftwareTrigger(&CY ADC MACRO->CH[ADC LOGICAL CHANNEL]);
       while(isConversionComplete != true);
       isConversionComplete = false;
                                                                       See Code Listing 9.
       avgAdcValue += resultBuff[0];
   return (avgAdcValue/ADC CH NUM OF ITERATION);
```

#### **Code Listing 40** AdcConfigureChannel() function

```
static void AdcConfigureChannel(cy en adc pin address t channelAddress)
                                                          ADC Channel Initialize. See Code Listing 5.
    /* Configure the ADC channel to requested address
   adcChannelConfig.pinAddress = channelAddress;
   Cy_Adc_Channel_Init(&CY_ADC_MACRO->CH[ADC_LOGICAL_CHANNEL], &adcChannelConfig);
```



#### **Temperature sensor**

### Code Listing 40 AdcConfigureChannel() function

```
/* Enable ADC ch. */
Cy_Adc_Channel_Enable(&CY_ADC_MACRO->CH[ADC_LOGICAL_CHANNEL]);
}
```

### Code Listing 41 Cy\_Adc\_CalculateDieTemperature() function

```
double Cy_Adc_CalculateDieTemperature(cy_stc_adc_temp_ref_t *refValue, cy_stc_adc_temp_raw_t *rawValue)
   double determinant = 0.0;
   double coefficientMatrixForSort[3][3] = \{\{0.0\}, \{0.0\}, \{0.0\}\};
   double sortTempMatrixA[3][3];
   double sortTempValueMatrixB[3][1];
   double sortTempCoefficeintsX[3] = {0.0};
   double coeffA, coeffB, coeffC;
   double bSqrMin4ac = 0.0;
   double tempRefValue = 0.0;
   double tempScaleValue = 0.0;
   double correctionFactor = 0.0;
   double tempRootPos, tempRootNeg = 0.0;
   double tempRangeOffset = 10; /* relate to +/- 10 degC */
   double tempInDegreeC = 0.0;
   /********************
    ^{\star} Update the class and sort matrix from the sFLASH values
   /\!\!\!\!\!^{\star} Update the sort temperature value matrix A ^{\star}/\!\!\!\!
   sortTempMatrixA[0][0] = 1.0;
   sortTempMatrixA[0][1] = refValue->adcTempValues.coldValue;
   sortTempMatrixA[0][2] = pow(refValue->adcTempValues.coldValue, 2.0);
   sortTempMatrixA[1][0] = 1.0;
   sortTempMatrixA[1][1] = refValue->adcTempValues.roomValue;
   sortTempMatrixA[1][2] = pow(refValue->adcTempValues.roomValue, 2.0);
   sortTempMatrixA[2][0] = 1.0;
   sortTempMatrixA[2][1] = refValue->adcTempValues.hotValue;
   sortTempMatrixA[2][2] = pow(refValue->adcTempValues.hotValue, 2.0);
   /* Update the sort temperature adc value matrix B */
                                                                       (7.1) Get the second order
   sortTempValueMatrixB[0][0] = refValue->adcDiodeValues.coldValue;
   sortTempValueMatrixB[1][0] = refValue->adcDiodeValues.roomValue;
                                                                       coefficients (a, b, c)
   sortTempValueMatrixB[2][0] = refValue->adcDiodeValues.hotValue;
   * Get the 2nd order coefficient for sort value matrix
   /* Get the determinant of sort temperature matrix A */
   for (uint8 t i = 0u; i < 3u; i++)
       determinant = determinant +
      \verb|sortTempMatrixA[1][(i+2) %3]*sortTempMatrixA[2][(i+1) %3]));\\
   /* Get the inverse of sort temperature matrix A */
   for (uint8 t i = 0u; i < 3u; i++)
       for (uint8 t j = 0u; j < 3u; j++)
           coefficientMatrixForSort[i][j] = ((sortTempMatrixA[(i+1)%3][(j+1)%3] *
      sortTempMatrixA[(i+2)%3][(j+2)%3]) .
       (sortTempMatrixA[(i+1)%3][(j+2)%3]*sortTempMatrixA[(i+2)%3][(j+1)%3]))/ determinant;
   for (uint8 t i = 0u; i < 3u; i++)
       for(uint8_t j = 0u; j < 3u; j++)
```



### **Temperature sensor**

### Code Listing 41 Cy\_Adc\_CalculateDieTemperature() function

```
sortTempMatrixA[i][j] = coefficientMatrixForSort[j][i];
}
/* Calculate sort temperature coefficient matrix X = (invA)*B */
for (uint8 t i = 0u; i < 3u; i++)
        for(uint8 t j = 0u; j < 3u; j++)
                sortTempCoefficeintsX[i] += (sortTempValueMatrixB[j][0]*sortTempMatrixA[i][j]);
  * Get the temperature value from the 2nd order equation
^{\prime\prime} Rearrange the coefficients for the predicted temperature formula ^{\star\prime}
coeffA = sortTempCoefficeintsX[2];
coeffB = sortTempCoefficeintsX[1];
coeffC = sortTempCoefficeintsX[0];
/* -40degC -- SORT2, 27degC -- SORT3, 130degC -- CHI and by default reference value is SORT3 */
tempRefValue = refValue->adcVbgValues.roomValue;
/* Conditional label for recalculating roots */
RECALCULATE:
        /* Calculate the correction factor (k) to remove dependency of the ADC on the reference voltage
       correctionFactor = (tempRefValue) / (rawValue->adcVbgRawValue);
                                                                                                                                               (7.2) Get the scaled V_{BE\ NEW}
        /* Scale the data in raw with k */
       tempScaleValue = (correctionFactor) * (rawValue->adcVtempRawValue);
                                                                                                                                     (7.3) Calculate the temperature
        /* Calculate the predicted temperature */
       bSqrMin4ac = (pow(coeffB, 2.0)) - (((4.0)*(coeffA))*(coeffC - tempScaleValue));
       \label{eq:tempRootNeg} $$ \text{tempRootNeg} = ((-coeffB) - (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$ $$ \text{tempRootNeg} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$ $$ \text{tempRootNeg} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((2.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ $$ \text{tempRootPos} = ((-coeffB) + (sqrtf(bSqrMin4ac))) / ((3.0)*(coeffA)); $$$ 
                                                                                                                                                // this can be minimize,
       kept for comparition
                                                    (7.4) Accuracy improvement by using V_{BG} from the nearest temperature
        /* Select the root that lies between the Hot and Cold temperature sort values [-40 degC, 150
       degC] */
       if((tempRootPos < (refValue->adcTempValues.hotValue)) && (tempRootPos > (refValue-
       >adcTempValues.coldValue)))
                /* Temperature value is positive root of the curve */
               tempInDegreeC = tempRootPos;
       else if((tempRootNeg < (refValue->adcTempValues.hotValue)) && (tempRootNeg > (refValue-
       >adcTempValues.coldValue)))
       {
               /* Temperature value is negetive root of the curve */ tempInDegreeC = tempRootNeg;
       else
                /* Apt value is not found */
                tempInDegreeC = 0.0;
        /\star Check for the close proximity of calculated temperature with the reference temeprature
       values */
       if (tempInDegreeC <= ((refValue->adcTempValues.coldValue) + tempRangeOffset))
                /* Use SORT2 value to scale the measured temperature */
               tempRefValue = refValue->adcVbgValues.coldValue;
               goto RECALCULATE;
        else if (tempInDegreeC >= ((refValue->adcTempValues.hotValue) - tempRangeOffset))
                /* Use CHI value to scale the measured temperature */
```



### **Temperature sensor**

#### Code Listing 41 Cy\_Adc\_CalculateDieTemperature() function

```
tempRefValue = refValue->adcVbgValues.hotValue;
        goto RECALCULATE;
    else if ((tempInDegreeC <= ((refValue->adcTempValues.roomValue) + tempRangeOffset))
        && (tempInDegreeC >= ((refValue->adcTempValues.roomValue) - tempRangeOffset)))
        /* Use SORT3 value to scale the measured temperature */
        tempRefValue = refValue->adcVbgValues.roomValue;
    else
        /* Fail safe case */
return tempInDegreeC;
```



## Glossary

# 11 Glossary

Terms	Description	
SAR ADC	Successive approximation register analog-to-digital converter	
SARMUX	Analog input multiplexer	
TCPWM	Timer, counter, and pulse width modulator	
V <sub>REFH</sub>	High reference voltage	
V <sub>REFL</sub>	Low reference voltage	
$V_{BG}$	Bandgap reference voltage	
$V_{BE}$	Temperature sensor output	



#### **Related documents**

#### **Related documents 12**

The following are the TRAVEO™ T2G family series datasheets and technical reference manuals. Contact **Technical support** to obtain these documents.

#### [1] Device datasheet

- CYT2B7 datasheet 32-bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
- CYT2B9 datasheet 32-bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
- CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT4DN datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-24601)
- CYT3BB/4BB datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
- CYT3DL datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-27763)
- CYT4EN datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-30842)
- CYT2CL datasheet 32-bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family (Doc No. 002- 32508)

#### Technical reference manual [2]

- Body controller entry family
  - TRAVEO™ T2G automotive body controller entry family architecture technical reference manual
  - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for
  - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B9
- Body controller high family
  - TRAVEO™ T2G automotive body controller high family architecture technical reference manual
  - TRAVEO™ T2G automotive body controller high registers technical reference manual (TRM) for CYT4BF
  - TRAVEO™ T2G automotive body controller high registers technical reference manual (TRM) for CYT3BB/4BB
- Cluster 2D family
  - TRAVEO™ T2G automotive cluster 2D family architecture technical reference manual (TRM) (Doc No. 002-25800)
  - TRAVEO™ T2G automotive cluster 2D registers technical reference manual (TRM) for CYT4DN (Doc No. 002-25923)
  - TRAVEO™ T2G automotive cluster 2D registers technical reference manual (TRM) for CYT3DL (Doc No. 002-29854)
  - TRAVEO™ T2G automotive cluster 2D registers technical reference manual (TRM) for CYT4EN (Doc No. 002-32087)
- Cluster entry family
  - TRAVEO™ T2G automotive cluster entry family architecture technical reference manual (TRM) (Doc No.
  - TRAVEO™ T2G automotive cluster entry registers technical reference manual (TRM) (Doc No. 002-33404)



### Other references

#### Other references **13**

A sample driver library (SDL) including startup as sample software to access various peripherals is provided. SDL also serves as a reference to customers for drivers that are not covered by the official AUTOSAR products. The SDL cannot be used for production purposes because it does not qualify to automotive standards. The code snippets in this application note are part of the SDL. Contact **Technical support** to obtain the SDL.



## **Revision history**

# **Revision history**

Document version	Date of release	Description of changes
**	2018-03-09	New application note.
*A 2018-12-06	2018-12-06	Changed target part number (CYT2B series).
		Added Glossary section.
*B	2019-02-28	Added target part number (CYT4B series).
*C	2019-10-02	Added target part number (CYT4D series).
*D 2	2020-03-02	Changed target parts number (CYT2/ CYT4 series).
		Added target parts number (CYT3 series).
*E 2021-02-12	Added flowchart and example codes.	
		Moved to Infineon template.
*F 2021-04-07	2021-04-07	Updated "8.2 Diagnosis Function".
		Updated "9.3 Calibration Function".
*G 202	2021-08-12	Updated "5.1 Averaging settings".
		Updated "9.2 Gain adjustment direction".
		Added "10 Temperature Sensor".
		Updated "12 Related Documents".
*H 2022-06-14	2022-06-14	Updated MSB stretch mode from 0 to 1.
		Updated "9.4 Offset adjustment procedure".
		Updated "9.5 Gain adjustment procedure".
		Updated "10.1 Temperature measurement procedure".
*1	2022-07-20	Updated "9.4.3 Sample code".
*J 2022-10-0	2022-10-06	Updated "1 Introduction".
		Updated "9.4 Offset adjustment procedure".
		Updated "9.4.3 Sample code".
		Updated "9.4.5 Sample code".
		Updated "12 Related documents".

### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-10-06
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Go to www.infineon.com/support

Document reference 002-19755 Rev. \*J

### IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.