

## **About this document**

### **Scope and purpose**

AN225401 demonstrates how to configure and use a serial communications block (SCB) in TRAVEO™ T2G family MCU with three serial interface protocols: SPI, UART, and I<sup>2</sup>C.

## **Associated part family**

TRAVEO™ T2G Family CYT2/CYT3/CYT4 series

### **Intended audience**

This document is intended for anyone using TRAVEO™ T2G family.

## **Table of contents**

Abou	ıt this document	1
Table	e of contents	
1	Introduction	3
1.1	Features	3
2	General description	4
3	SPI setting procedure example	5
3.1	Master mode	
3.1.1		
3.1.2	Configuration and example	
3.2	Slave mode	
3.2.1	Use case	
3.2.2	Configuration and example	19
4	UART setting procedure example	25
4.1	UART mode	25
4.1.1	Use case	25
4.1.2	Configuration and example	27
5	I <sup>2</sup> C setting procedure example	33
5.1	Master mode	33
5.1.1	Use case	33
5.1.2	Configuration and example	35
5.2	Slave mode	46
5.2.1	Use case	46
5.2.2	Configuration and example	48
6	Glossary	53
7	Related documents	



# Table of contents

8	Other references	.55
Revis	sion history	.56



Introduction

### Introduction 1

This application note describes how to use a serial communications block (SCB) in TRAVEO™ T2G CYT2/CYT3/CYT4 series MCUs. The SCB is used for serial communication with other devices; it supports three serial communication protocols: SPI, UART, and I<sup>2</sup>C.

This application note explains the functioning of SCB, initial configuration, and data communication operations with use cases. To understand the functionality described and terminology used in this application note, see the "Serial Communications Block (SCB)" chapter of the architecture technical reference manual (TRM).

### 1.1 **Features**

The SCB supports the following features:

- Standard SPI Master and Slave functionality with Motorola, Texas Instruments, and National Semiconductor protocols
- Standard UART functionality with SmartCard reader, Local Interconnect Network (LIN), and IrDA protocols
  - Standard LIN Slave functionality with LIN v1.3 and LIN v2.1/2.2 specification compliance. The SCB in TRAVEO™ T2G family has only standard LIN Slave functionality.
- Standard I<sup>2</sup>C Master and Slave functionality
- Only SCB[0] is DeepSleep-capable
- EZ mode for SPI and I<sup>2</sup>C Slaves allows for operation without CPU intervention
- CMD\_RESP mode for SPI and I<sup>2</sup>C Slaves allows for operation without CPU intervention, and available only in DeepSleep-capable SCB
- Low-power (DeepSleep) mode of operation for SPI and I<sup>2</sup>C Slaves (using external clocking), only available on DeepSleep-capable SCB
- DeepSleep wakeup on I<sup>2</sup>C Slave address match or SPI Slave selection; only available on DeepSleep-capable SCB
- Trigger outputs for connection to DMA
- Multiple interrupt sources to indicate status of FIFOs and transfers



**General description** 

### **General description** 2

The SCB supports three serial communication protocols: SPI, UART, and I<sup>2</sup>C. Only one of the protocols is supported by an SCB at any given time.

The SCB supports only the Slave functions of the LIN standard. Therefore, UART-LIN of the SCB cannot be used for the LIN Master. For details on the supported hardware and LIN Master tasks, see the description of the LIN block in the architecture TRM.

Figure 1 shows the block diagram of SCB.




Figure 1 **Block diagram of SCB** 

The SCB consists of registers, FIFO, and a control block for each protocol function (SPI, UART, and I<sup>2</sup>C). Registers are used as software interfaces for SCB settings and generated interrupts by each event. The FIFO consists of SRAM (256-byte) and has three modes Tx/Rx FIFO (128x8-bit/ 64x16-bit/ 32x32-bit), EZ (256x8-bit), and command/response (256x8-bit). Each protocol function control block works as a transmitting and receiving controller. SPI (all SCBs) and I<sup>2</sup>C (SCB[0]) support externally clocked (EC) mode in Slave mode.



SPI setting procedure example

# 3 SPI setting procedure example

This section shows an example of the SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the **architecture TRM** for details of each protocol. The code snippets in this application note are part of SDL, and are based on CYT2B7 series. See **Other references** for the SDL.

The SDL has a configuration part and a driver part. The configuration part mainly configures the parameter values for the desired operation. The driver part configures each register based on the parameter values in the configuration part. You can configure the configuration part according to your system.

### 3.1 Master mode

This example configures the SCB in Motorola SPI Master mode and transmits two words (word: 16 bits) of data and receives two words of optional data from the SPI Slave.

### 3.1.1 Use case

The following is an example of sending data in the scheduler cycle (100 ms) and receiving data in the Rx interrupt.

- SCB mode = Motorola SPI Master mode
- SCB channel = 1
- PCLK (peripheral clock) = 4 MHz
- Bit rate = 1 Mbps (OVS: oversampled multiple. See the "Serial Communications Block (SCB)" chapter in the architecture TRM.)

[Bit rate setting]

The bit rate setting is valid only in Master mode. The formula of bit rate calculation is as follows:

Bit rate [bps] = Input clock [Hz] / OVS

OVS:SCB CTRL.OVS+1

In this case, bit rate is calculated as follows:

Bit rate = Input clock [Hz] / OVS = PCLK(4MHz) / (3+1) = 1 [Mbps]

For more details, see the architecture TRM.

- Tx/Rx data length = 16 bits
- Tx/Rx FIFO = Used (16-bit FIFO data elements)
- Rx interrupt = Enable

System interrupt source : scb\_0\_interrupt\_IRQn (IDX: 17)

Mapped to CPU interrupt : IRQ3CPU interrupt priority : 3

Used ports

SCLK : SCB0\_CLK (P0.2)MOSI : SCB0\_MOSI (P0.1)

MOSI data is driven on a falling edge of SCLK

MISO : SCB0\_MISO (P0.0)

MISO data is captured on a falling edge of SCLK after half a SPI SCLK period from a rising edge.

- SELECT : SCB0\_SEL0 (P0.3)



### **SPI setting procedure example**

Figure 2 shows the example of connection between the SCB and another SPI device.




Figure 2 **Example of SPI (Master mode) communication** 

In SPI mode, SCLK, MOSI, MISO, and SELECT signals are connected to another Slave device. In Master mode, SCLK and MOSI are output, and MISO is input. SELECT is used as an indication of valid data period for the Slave device. Up to four SELECT signals can be assigned.

Figure 3 shows the setting procedure and operation example for Master mode.




Figure 3 **SPI Master mode operation** 

- (1) Configure the clock
- (2) Enable global interrupt (CPU interrupt enable). For details, see the CPU interrupt handing sections in the architecture TRM.



## **SPI setting procedure example**

- (3) Set the interrupt structure. For details, see the CPU interrupt handing sections in the architecture TRM.
- (4) Set the system interrupt handler. For details, see the CPU interrupt handing sections in the architecture TRM.
- (5) Enable the interrupt.
- (6) Set the SPI port for Master mode. SCLK, MOSI, and SELECT are output. MISO is input.
- (7) Initialize the SCB for SPI communication.
- (8) Enable SPI.
- (9) Initialize and start the scheduler for SPI transmit data.
- (10) When the Master receives optional data, an RX FIFO interrupt occurs.
- (11) The software reads the received data from the Rx FIFO.
- (12) Clear the RX FIFO interrupt.
- (13) When a scheduler interrupt occurs, write the 16-bit data to be transmitted to the SCB\_TX\_FIFO\_WR register. The SCB will start transmitting as soon two or more bytes are written to the FIFO. (SCB\_TX\_FIFO\_WR = transmit\_data.)

### **Configuration and example** 3.1.2

**Table 1** lists the parameters of the configuration part in the SDL for SPI Master mode.

Table 1 **SPI Master mode configuration parameters** 

Parameters	Description	Setting value
SOURCE_CLOCK_FRQ	Input divider clock frequency	8000000ul (80MHz)
SCB_SPI_BAUDRATE	SPI baud rate	125000ul
SCB_SPI_OVERSAMPLING	Oversampling for SPI	16ul
SCB_SPI_CLOCK_FREQ	Peripheral clock frequency	SCB_SPI_BAUDRATE*SCB_SPI_ OVERSAMPLING (125000*16 = 2 MHz)
DIVIDER_NO_1	Divider number	1ul
CY_SPI_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
CY_SPI_SCB_TYPE	SCB channel number	SCB0
SCB_SPI_cfg.spiMode	Operation mode	CY_SCB_SPI_MASTER (0x1)
SCB_SPI_cfg.subMode	SPI operation sub mode	CY_SCB_SPI_MOTOROLA (0x0)
SCB_SPI_cfg.sclkMode	Clock polarity and phase	CY_SCB_SPI_CPHA0_CPOL0 (0x0)
SCB_SPI_cfg.oversample	Oversampling factor	SCB_SPI_OVERSAMPLING (16ul)
SCB_SPI_cfg.rxDataWidth	Rx data frame width	16ul
SCB_SPI_cfg.txDataWidth	Tx data frame width	16ul
SCB_SPI_cfg.enableMsbFirst	Least or most significant bit first	true (MSB)
SCB_SPI_cfg.enableFreeRunSclk	SCLK generated mode	false
SCB_SPI_cfg.enableInputFilter	Median filter	false



# SPI setting procedure example

Parameters	Description	Setting value
SCB_SPI_cfg.enableMisoLateSample	SCLK edge on which MISO is captured	true (determined by CPOL and CPHA)
SCB_SPI_cfg.enableTransferSeperation	Continuous SPI data transfers	true (disable)
SCB_SPI_cfg.ssPolarity0	Polarity of SELECT 1	false ('0' active, used)
SCB_SPI_cfg.ssPolarity1	Polarity of SELECT 2	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity2	Polarity of SELECT 3	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity3	Polarity of SELECT 4	false ('0' active, unused)
SCB_SPI_cfg.enableWakeFromSleep	Slave selection detection logic	false
SCB_SPI_cfg.rxFifoTriggerLevel	Trigger level of Rx FIFO	1ul
SCB_SPI_cfg.rxFifoIntEnableMask	Interrupt of Rx FIFO	1ul
SCB_SPI_cfg.txFifoTriggerLevel	Trigger level of Tx FIFO	Oul
SCB_SPI_cfg.txFifoIntEnableMask	Interrupt of Tx FIFO	Oul
SCB_SPI_cfg.enableSpiDoneInterru pt	SPI master transfer done event	false
SCB_SPI_cfg.enableSpiBusErrorInt errupt	SPI slave deselected at an unexpected time in the SPI transfer	false
CY_SPI_SCB_MISO_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_MISO_PIN	I/O pin number	Oul
CY_SPI_SCB_MISO_MUX	Peripheral connection	P0_0_SCB0_SPI_MISO (30ul)
CY_SPI_SCB_MOSI_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_MOSI_PIN	I/O pin number	1ul
CY_SPI_SCB_MOSI_MUX	Peripheral connection	P0_1_SCB0_SPI_MOSI
CY_SPI_SCB_CLK_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_CLK_PIN	I/O pin number	2ul
CY_SPI_SCB_CLK_MUX	Peripheral connection	P0_2_SCB0_SPI_CLK
CY_SPI_SCB_SEL0_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_SELO_PIN	I/O pin number	3ul
CY_SPI_SCB_SEL0_MUX	Peripheral connection	P0_3_SCB0_SPI_SELECT0
SCB_MISO_DRIVE_MODE	DRIVE_MODE for MISO	CY_GPIO_DM_HIGHZ (0x08)
SCB_MOSI_DRIVE_MODE	DRIVE_MODE for MOSI	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_CLK_DRIVE_MODE	DRIVE_MODE for CLK	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_SEL0_DRIVE_MODE	DRIVE_MODE for SEL0	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SPI_port_pin_cfg.outVal	Pin output state	Oul
SPI_port_pin_cfg.driveMode	GPIO drive mode	Oul
SPI_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)
SPI_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul
SPI_port_pin_cfg.intMask	Masks edge interrupt	Oul



# SPI setting procedure example

Parameters	Description	Setting value
SPI_port_pin_cfg.slewRate	Slew rate	Oul
SPI_port_pin_cfg.driveSel	GPIO drive strength	Oul
CY_SPI_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn (IDX: 17)
irq_cfg.sysIntSrc	System interrupt index number	CY_SPI_SCB_IRQN
irq_cfg.intIdx	CPU interrupt number	CPUIntldx3_IRQn
.isEnabled	CPU interrupt enable	true (Enable)

**Table 2** lists the functions of the driver part in the SDL.

### Table 2 **List of functions**

Functions	Description	Remarks
Cy_SysClk_PeriphAssignDivider (en_clk_dst_t ipBlock, cy_en_divider_types_t dividerType, uint32_t dividerNum)	Assigns a programmable divider to a selected IP block	ipBlock: CY_SPI_SCB_PCLK dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: DIVIDER_NO_1
Cy_SysClk_PeriphSetFracDivider (cy_en_divider_types_t dividerType, uint32_t dividerNum, uint32_t dividerIntValue, uint32_t dividerFracValue)	Sets one of the programmable clock dividers	dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: DIVIDER_NO_1 dividerIntValue: ((divSetting >> 5ul) & 0x00000FFFul) - 1ul dividerFracValue: divSetting & 0x0000001Ful
Cy_SysClk_PeriphEnableDivider (cy_en_divider_types_t dividerType, uint32_t dividerNum)	Enables the selected divider	dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: 1ul

**Table 3** lists the SPI functions of the driver part in the SDL.

**SPI functions** Table 3

Functions	Description	Remarks
Cy_SCB_SPI_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_Init (volatile stc_SCB_t *base, cy_stc_scb_spi_config_t const *config, cy_stc_scb_spi_context_t *context)	Initializes the SCB for SPI operation	*base: CY_SPI_SCB_TYPE *config: SCB_SPI_cfg context: NULL
Cy_SCB_SPI_SetActiveSlaveSelect (volatile stc_SCB_t *base, uint32_t slaveSelect)	Selects an active Slave Select line from one of four available	*base: CY_SPI_SCB_TYPE slaveSelect: 0ul
Cy_SCB_SPI_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the SPI operation	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_GetRxFifoStatus (volatile stc_SCB_t const *base)	Returns the current status of the Rx FIFO	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_ReadArray (volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)	Reads an array of data out of the SPI Rx FIFO	*base: CY_SPI_SCB_TYPE  *rxBuf: (void*)readData  size: 2ul



### SPI setting procedure example

Functions	Description	Remarks
Cy_SCB_SPI_ClearRxFifoStatus (volatile stc_SCB_t *base, uint32_t clearMask)	Clears the selected status of the Rx FIFO	*base: CY_SPI_SCB_TYPE clearMask: CY_SCB_SPI_RX_TRIGGER
<pre>Cy_SCB_SPI_WriteArray (volatile stc_SCB_t *base, void *txBuf, uint32_t size)</pre>	Places an array of data in the SPI Tx FIFO	*base: CY_SPI_SCB_TYPE  *txBuf: (void*)readData size: 2ul

**Code Listing 1** demonstrates an example to configure SPI Master mode in the configuration part.

#### **Example to configure SPI Master mode in configuration part Code Listing 1**

```
* Device Specific Settings */
                                                                                    Define the SCB channel
                                    SCB0
#define CY_SPI_SCB_TYPE
Define the port settings
#define CY_SPI_SCB_MOSI_PORT GPIO_PRT0
#define CY_SPI_SCB_MOSI_PIN 1ul
#define CY_SPI_SCB_MOSI_MOXI_PIN 2ul
#define CY_SPI_SCB_MOSI_MOXI_PIN 2ul
                                                                                    Define the port settings
#define CY_SPI_SCB_CLK_PORT
                                    GPIO_PRT0
#define CY_SPI_SCB_CLK_PIN
#define CY_SPI_SCB_CLK_MUX
                                    2ul
                                    PO 2 SCBO_SPI_CLK
#define CY_SPI_SCB_SELO_PORT GPIO_PRT0
#define CY_SPI_SCB_SELO_PIN 3ul
#define CY_SPI_SCB_SELO_MUX PO_3_SCBO_SPI_SELECT0
                                                                                    Define the peripheral clock
#define CY_SPI_SCB_PCLK
                                    PCLK_SCB0_CLOCK -
#define CY SPI SCB IRQN
                                                                                    Define the System interrupt index number
                                    scb 0 interrupt IRQn-
 '* Master Settings */
#define SCB_MISO_DRIVE_MODE CY_GPIO_DM_HIGHZ
#define SCB_MOSI_DRIVE_MODE CY_GPIO_DM_STRONG_IN_OFF
#define SCB_CLK_DRIVE_MODE CY_GPIO_DM_STRONG_IN_OFF
                                                                                    Define the port settings
#define SCB_SELO_DRIVE_MODE CY_GPIO_DM_STRONG_IN_OFF
/* User setting value */
#define SOURCE_CLOCK_FRQ 80000000ul
                                                                                                                  Define the clock
                                    125000ul /* Please set baudrate value of SPI you want *
16ul /* Please set oversampling of SPI you want */
#define SCB_SPI_BAUDRATE
#define SCB_SPI_OVERSAMPLING 16ul  /* Please set Daudrate value C
#define SCB_SPI_OVERSAMPLING 16ul  /* Please set oversampling of
#define SCB_SPI_CLOCK_FREQ (SCB_SPI_BAUDRATE * SCB_SPI_OVERSAMPLING)
                                                                                                                  parameters
#define DIVIDER NO 1 (1ul)
                                                                                                  Configure the port setting
static cy_stc_gpio_pin_config_t SPI_port_pin_cfg = -
                                                                                                  parameters
                 = 0ul,
     .outVal
                                         /* Will be updated in runtime */
                = HSIOM_SEL_GPIO, /* Will be updated in runtime */
     .intEdge = Oul,
.intMask = Oul,
                 = 0ul,
     .vtrip
     .slewRate = Oul,
     .driveSel = Oul,
                                                                                                  Configure the interrupt structure
static cy_stc_sysint_irq_t irq_cfg =
                                                                                                  parameters*1
     .sysIntSrc = CY_SPI_SCB_IRQN,
                   = CPUIntIdx3 IRQn,
     .isEnabled = true,
uint16 t readData[2];
                                                                                                  Configure the SCB parameters
static const cy stc scb spi config t SCB SPI cfg = _
     .spiMode
                                        = CY_SCB_SPI_MASTER,
                                                                         /*** Specifies the mode of operation
                                                                        /*** Specifies the sub mode of SPI operation
     .subMode
                                        = CY_SCB_SPI_MOTOROLA,
                                        = CY_SCB_SPI_CPHA0_CPOLO, /*** Clock is active low, data is changed on first edge ***/
= SCB_SPI_OVERSAMPLING, /*** SPI_CLOCK divided by SCB_SPI_OVERSAMPLING should be
    .sclkMode
     .oversample
.rxDataWidth = 16ul, /*** The width of RX data (valid range 4-16). It must be the same as \refteq txDataWidth except in National sub-mode. *
```



### SPI setting procedure example

### **Code Listing 1 Example to configure SPI Master mode in configuration part**

```
/*** The width of TX data (valid range 4-16). It must be the same as \ref
    txDataWidth
                             = 16ul,
rxDataWidth except in National sub-mode. ***/
                                        /*** Enables the hardware to shift out the data element MSB first,
   .enableMsbFirst
                             = true.
otherwise, LSB first ***/
   .enableFreeRunSclk
                             = false,
                                        /*** Enables the master to generate a continuous SCLK regardless of
whether there is data to send ***/
                            = false,
                                       /*** Enables a digital 3-tap median filter to be applied to the input of
    .enableInputFilter
the RX FIFO to filter glitches on the line. ***/
                                        /*** Enables the master to sample MISO line one half clock later to allow
   .enableMisoLateSample
                             = true,
better timings. ***/
                                       /*** Enables the master to transmit each data element separated by a de-
   .enableTransferSeperation
                            = true,
assertion of the slave select line (only applicable for the master mode) ***/
                            .ssPolarity0
   .ssPolarity1
   .ssPolaritv2
                                      /*** S33: active low ***/
/*** When set, the slave will wake the device when the slave select line
   .ssPolarity3
                            = false,
                             = false,
   .enableWakeFromSleep
becomes active. Note that not all SCBs support this mode. Consult the device datasheet to determine which SCBs support
wake from deep sleep. ***/
   .rxFifoTriggerLevel
                                          ** Interrupt occurs, when there are more entries of 2 in the RX FIFO */
                             = 1ul,
                                      /*** Bits set in this mask will allow events to cause an interrupt
                        = 1ul,
= 0ul,
   .rxFifoIntEnableMask
                                        /*** When there are fewer entries in the TX FIFO, then at this level the
   .txFifoTriggerLevel
TX trigger output goes high. This output can be connected to a DMA channel through a trigger mux. Also, it controls
                                        /*** Bits set in this mask allow events to cause an interrupt ***/
   .enableSpiDoneInterrupt
                             = false,
   .enableSpiBusErrorInterrupt = false,
/* Master schedule handler */
static void SCB TickHandler (void)
   Cy SCB SPI WriteArray(CY SPI SCB TYPE, (void*) readData, 2ul);
static void SchedulerInit(void)
   Cy_SysTick_Init(CY_SYSTICK_CLOCK_SOURCE_CLK_CPU, CORE_CLOCK_FRQ / 10ul); // 100[ms]
   Cy_SysTick_SetCallback(Oul, SCB_TickHandler);
   Cy SysTick Enable();
                                                                              (1) Configure the clock
int main (void)
                                                                              Configure the Peripheral
                                                                              Clock (See Code Listing 4)
   /***** Calculate divider setting for the SCB *******
   Cy SysClk PeriphAssignDivider(CY SPI SCB PCLK, CY SYSCLK DIV 24 5 BIT, DIVIDER NO 1);
   SetPeripheFracDiv24_5(SCB_SPI_CLOCK_FREQ, SOURCE_CLOCK_FRQ, DIVIDER_NO_1);
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, 1ul);
                                                                           Configure the divider (See
                                                                           Code Listing 2)
    enable_irq(); /* Enable global interrupts. */_
                                                                           Enable the divider (See Code
                                                                           Listing 6)
       **********
       De-initialization for peripherals
                                                                           (2) Enable global interrupt*1
   Cy_SCB_SPI_DeInit(CY_SPI_SCB_TYPE); -
                                                               De-Initialize the SCB if necessary (See
                                                               Code Listing 7)
                                                                       (3) Set the parameters to interrupt
   /***************
   structure*1
   Cy_SysInt_InitIRQ(&irq_cfg); -
      SysInt SetSystemIrqVector(irq cfg.sysIntSrc, irqSCB); <
                                                               (4) Set the system interrupt handler 1 (See
   NVIC_EnableIRQ(irq_cfg.intIdx);
                                                               Code Listing 3)
                                                                           (5) Interrupt Enable<sup>*1</sup>
   (6) Set the SPI port<sup>2</sup>
   /* According to the HW environment to change SCB CH*/
```



SPI setting procedure example

### **Code Listing 1 Example to configure SPI Master mode in configuration part**

```
SPI_port_pin_cfg.driveMode = SCB_MISO_DRIVE_MODE;
SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MISO_MUX;
CY_GPIO_Pin_Init(CY_SPI_SCB_MISO_PORT, CY_SPI_SCB_MISO_PIN, &SPI_port_pin_cfg);
SPI_port_pin_cfg.driveMode = SCB_MOSI_DRIVE_MODE;
                                                                                                    Change the
SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MOSI_MUX;
Cy_GPIO_Pin_Init(CY_SPI_SCB_MOSI_PORT, CY_SPI_SCB_MOSI_PIN, &SPI_port_pin_cfg);
                                                                                                    driveMode and set
                                                                                                    the port setting
SPI_port_pin_cfg.driveMode = SCB_CLK_DRIVE_MODE;
SPI port pin cfg.hsiom = CY SPI SCB CLK MUX;
                                                                                                    parameters
Cy_GPIO_Pin_Init(CY_SPI_SCB_CLK_PORT,CY_SPI_SCB_CLK_PIN, &SPI_port_pin_cfg);
SPI_port_pin_cfg.driveMode = SCB_SEL0_DRIVE_MODE;
SPI_port_pin_cfg.hsiom = CY_SPI_SCB_SEL0_MUX;
CY_GPI0_Pin_Init(CY_SPI_SCB_SEL0_PORT, CY_SPI_SCB_SEL0_PIN, &SPI_port_pin_cfg);
                                                                      (7) Initialize SCB for SPI communication (See
                                                                      Code Listing 8)
/* SCB initialization for SPI communication */
                                                                                Set the using cannel number (See
Cy_SCB_SPI_Init(CY_SPI_SCB_TYPE, &SCB_SPI_cfg, NULL);
                                                                                Code Listing 9)
Cy_SCB_SPI_SetActiveSlaveSelect(CY_SPI_SCB_TYPE, Oul);
Cy_SCB_SPI_Enable(CY_SPI_SCB_TYPE);
                                                                                (8) Enable SPI (See Code Listing 10)
/***********
readData[0] = 0xAAAAul; _
                                                                           If necessary, Initialize the buffer values
readData[1] = 0xAAAAul;
                                                                                (9) Initialize the scheduler
for(::):
```

**Code Listing 2** lists the fractional clock divider function.

#### **Code Listing 2** SetPeripheFracDiv24\_5() function

```
Create the function to
void SetPeripheFracDiv24_5(uint64_t targetFreq, uint64_t sourceFreq, uint8_t divNum) -
                                                                                                     determine the divider
   uint64_t temp = ((uint64_t)sourceFreq << 5ul);
uint32 t divSetting;</pre>
                                                                                                     division ratio
                                                                                               Calculates the division ratio
    divSetting = (uint32_t)(temp / targetFreq); -
    Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, divNum, (((divSetTing >> 5ul) & 0x00000FFFul) - 1ul),
                                                                                                 Set the division ratio (See
                                       (divSetting & 0x0000001Ful));
                                                                                                 Code Listing 5)
```

<sup>\*1:</sup> For details, see the CPU interrupt handing sections in the architecture TRM.

<sup>\*2:</sup> For details, see the I/O System sections in the architecture TRM.



### SPI setting procedure example

**Code Listing 3** demonstrates an example of the interrupt handler.

### Code Listing 3 Interrupt handler example

```
(10) Check the Interrupt is Active (See
void irqSCB(void)
                                                                          Code Listing 11)
   uint32_t status;
                                                                          (11) Read the Received SPI Data (See
   status = Cy_SCB_SPI_GetRxFifoStatus(CY_SPI_SCB_TYPE);
if(status & CY_SCB_SPI_RX_TRIGGER)
                                                                          Code Listing 12)
        Cy_SCB_SPI_ReadArray(CY_SPI_SCB_TYPE, (void*)readData, 2ul);
       Cy_SCB_SPI_ClearRxFifoStatus(CY_SPI_SCB_TYPE, CY_SCB_SPI_RX_TRIGGER);
                                                                                        (12) Clear the RX TRIGGER
                                                                                        Interrupt Flag (See Code
                                                                                        Listing 13)
                                                                             Interrupt handler for TX
 * Master schedule handler */
static void SCB TickHandler(void)
    Cy SCB SPI WriteArray(CY SPI SCB TYPE, (void*) readData, 2ul);
                                                                             (13) Write and send the Received SPI
                                                                             Data (See Code Listing 14)
```

**Code Listing 4** to **Code Listing 6** demonstrate an example program to configure CLK in the driver part. The following description will help you understand the register notation of the driver part of SDL:

- PERI->unCLOCK\_CTL and unDIV is the PERI\_CLOCK\_CTLx register mentioned in the registers TRM.
- Performance improvement measures
   For register setting performance improvement, the SDL writes a complete 32-bit data to the register. Each bit field is generated in advance in a bit-writable buffer and written to the register as the final 32-bit data.

```
un_PERI_CLOCK_CTL_t tempCLOCK_CTL_RegValue;
tempCLOCK_CTL_RegValue.u32Register = PERI->unCLOCK_CTL[ipBlock].u32Register;
tempCLOCK_CTL_RegValue.stcField.u2TYPE_SEL = dividerType;
tempCLOCK_CTL_RegValue.stcField.u8DIV_SEL = dividerNum;
PERI->unCLOCK_CTL[ipBlock].u32Register = tempCLOCK_CTL_RegValue.u32Register;
```

• See *cy\_sysclk.h* under *hdr/rev\_x/ip* for more information on the union and structure representation of registers.

### Code Listing 4 Cy\_SysClk\_PeriphAssignDivider() function

```
__STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock, cy_en_divider_types_t
dividerType, uint32_t dividerNum)
{
    if(Cy_SysClk_CheckDividerExisting(dividerType, dividerNum) == CY_DIVIDER_NOT_EXISTING)
    {
        return CY_SYSCLK_BAD_PARAM;
    }

    un_PERI_CLOCK_CTL_t tempCLOCK_CTL_RegValue;
    tempCLOCK_CTL_RegValue.u32Register = PERI->unCLOCK_CTL[ipBlock].u32Register;
    tempCLOCK_CTL_RegValue.stcField.u2TYPE_SEL = dividerType;
    tempCLOCK_CTL_RegValue.stcField.u8DIV_SEL = dividerNum;
    PERI->unCLOCK_CTL[ipBlock].u32Register = tempCLOCK_CTL_RegValue.u32Register;

    return CY_SYSCLK_SUCCESS;
}
```

<sup>\*1:</sup> For details, see the CPU interrupt handing sections in the architecture TRM.



SPI setting procedure example

### Cy\_SysClk\_PeriphSetFracDivider() function **Code Listing 5**

```
__STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerType, uint32_t dividerNum, uint32_t dividerIntValue, uint32_t dividerFracValue)
    if(Cy SysClk CheckDividerExisting(dividerType, dividerNum) == CY DIVIDER NOT EXISTING)
        return CY_SYSCLK_BAD_PARAM;
                                                              Check if configuration parameter values are valid
    if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
        if ((dividerIntValue <= (PERI DIV 16 5 CTL INT16 DIV Msk >> PERI DIV 16 5 CTL INT16 DIV Pos)) &&
             if (dividerType == CY SYSCLK DIV 16 5 BIT)
        if ((dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >> PERI_DIV_16_5_CTL_INT16_DIV_Pos))) && (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_16_5_CTL_FRAC5_DIV_Pos)))
             PERI->unDIV_16_5_CTL[dividerNum].stcField.u16INT16_DIV = dividerIntValue;
             PERI->unDIV_16_5_CTL[dividerNum].stcField.u5FRAC5_DIV = dividerFracValue;
        else
             return CY SYSCLK BAD PARAM;
                                                                                              Check the dividerType
    else if (dividerType == CY_SYSCLK_DIV_24_5_BIT) -
if ((dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >> PERI_DIV_24_5_CTL_INT24_DIV_Pos)) && (dividerFracValue <= (PERI_DIV_24_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_24_5_CTL_FRAC5_DIV_Pos)))
            Select INT24_DIV bits
                                                                                                Select FRAC5 DIV bits
        else
             return CY SYSCLK BAD PARAM;
    else
    { /* return bad parameter */
        return CY_SYSCLK_BAD_PARAM;
    return CY_SYSCLK_SUCCESS;
```

#### **Code Listing 6** Cy\_SysClk\_PeriphEnableDivider() function

```
STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t
\overline{\text{di}}viderNum)
     if(Cy SysClk CheckDividerExisting(dividerType, dividerNum) == CY DIVIDER NOT EXISTING)
          return CY SYSCLK BAD PARAM;
                                                                             Check if configuration parameter values are valid
     ^{\prime \star} specify the divider, make the reference = clk peri, and enable the divider ^{\star \prime}
     n_PERI_DIV_CMD_t tempDIV_CMD_RegValue;
tempDIV_CMD_RegValue.u32Register = PERI
tempDIV_CMD_RegValue.stcField.u1ENABLE = 1ul;
tempDIV_CMD_RegValue.stcField.u2PA_TYPE_SEL = 3ul;
                                                             = PERI->unDIV CMD.u32Register;
                                                                                                                      Enable the Divider
     tempDIV_CMD_RegValue.stcField.u8PA_DIV_SEL = 0xFFul;
     tempDIV_CMD_RegValue.stcField.u2TYPE_SEL
tempDIV_CMD_RegValue.stcField.u8DIV_SEL
                                                             = dividerType;
                                                             = dividerNum;
     PERI->unDIV_CMD.u32Register
                                                             = tempDIV_CMD_RegValue.u32Register;
     (void) PERI->unDIV CMD; /* dummy read to handle buffered writes */
     return CY SYSCLK SUCCESS;
```



### SPI setting procedure example

Code Listing 7 to Code Listing 14 demonstrate an example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of SDL:

#### Code Listing 7 Cy\_SCB\_SPI\_DeInit() function

```
void Cy SCB SPI DeInit(volatile stc SCB t *base)
                                                                                                Set the unCTRL reg
    /* SPI interface */
                                            = CY_SCB_CTRL_DEF_VAL;
   base->unCTRL.u32Register
                                                                                             Set the unSPI_CTRL Reg
   base->unSPI_CTRL.u32Register
                                            = CY_SCB_SPI_CTRL_DEF_VAL;
    /* RX direction */
                                                                                             Set the unRX_CTRL Reg
   base->unRX_CTRL.u32Register
                                            = CY_SCB_RX_CTRL_DEF_VAL;
   base->unRX_FIFO_CTRL.u32Register
                                            = 0u1; -
                                                                               Set the unRX_FIFO_CTRL Reg to "0"
    /* TX direction */
   base->unTX CTRL.u32Register
                                             = CY SCB TX CTRL DEF VAL;
   base->unTX FIFO CTRL.u32Register
                                                                                             Set the unTX_CTRL Reg
    /* Disable all interrupt sources */
   base->unINTR_SPI_EC_MASK.u32Register = 0ul;
base->unINTR_I2C_EC_MASK.u32Register = 0ul;
base->unINTR_RX_MASK.u32Register = 0ul;
                                                                               Set the unTX_FIFO_CTRL Reg to "0"
    base->unINTR_TX_MASK.u32Register
   base->unINTR_M_MASK.u32Register
                                            = 0ul;
                                                                                             Disable the all interrupt
   base->unINTR_S_MASK.u32Register
                                            = 0ul;
```

### **Code Listing 8** Cy\_SCB\_SPI\_Init() function

```
cy_en_scb_spi_status_t Cy_SCB_SPI_Init(volatile stc_SCB_t *base, cy_stc_scb_spi_config_t const *config,
cy_stc_scb_spi_context_t *context)
    cy_en_scb_spi_status_t retStatus = CY_SCB_SPI_BAD_PARAM;
un_SCB_CTRL_t tscbCtrl = { Oul };
un_SCB_SPI_CTRL_t tscbSpiCtrl = { Oul };
    un_SCB_TX_CTRL_t tscbTxCtrl
                                       = { Oul };
    un_SCB_RX_CTRL_t tscbRxCtrl
                                       = { Oul };
    uint32 t
                        locSclkMode
                                       = 0111:
                       maxOfDataWidth = Oul;
                                                                 Check if configuration parameter values are valid
    if ((NULL != base) && (NULL != config)) -
         /* Set SCLK mode for TI - CY SCB SPI CPHA1 CPOLO, NS - CY SCB SPI CPHA0 CPOLO, Motorola - take from config */
        if(CY SCB SPI MOTOROLA == config->subMode)
             locSclkMode = config->sclkMode;
        else if(CY_SCB_SPI_NATIONAL == config->subMode)
             locSclkMode = CY SCB SPI CPHA0 CPOL0;
        else
            locSclkMode = CY_SCB_SPI_CPHA1_CPOL0;
        maxOfDataWidth = (config->rxDataWidth >= config->txDataWidth) ? config->rxDataWidth : config->txDataWidth;
        if ( maxOfDataWidth <= CY SCB BYTE WIDTH )
             tscbCtrl.stcField.u2MEM_WIDTH = CY_SCB_SPI_MEM_WIDTH_BYTE;
        else if ( maxOfDataWidth <= CY_SCB_HALFWORD_WIDTH )</pre>
             tscbCtrl.stcField.u2MEM_WIDTH = CY_SCB_SPI_MEM_WIDTH_HALFWORD;
        else if ( maxOfDataWidth <= CY_SCB_WORD_WIDTH )</pre>
             tscbCtrl.stcField.u2MEM WIDTH = CY SCB SPI MEM WIDTH WORD;
        else
             return CY_SCB_SPI_BAD_PARAM;
                                                                           Set the SPI communication parameters
         if (config->enableWakeFromSleep) _
             tscbCtrl.stcField.u1EC AM MODE = true;
```



SPI setting procedure example

### **Code Listing 8** Cy\_SCB\_SPI\_Init() function

```
else
         tscbCtrl.stcField.u1EC AM MODE = false;
                                                                                Set the SPI communication parameters
    tscbCtrl.stcField.u4OVS = (config->oversample - 1ul);
    tscbCtrl.stcField.u2MODE = CY SCB CTRL MODE SPI;
    base->unCTRL.u32Register = tscbCtrl.u32Register;
    tscbSpiCtrl.stcField.ulSSEL CONTINUOUS = ~(config->enableTransferSeperation);
    tscbSpiCtrl.stcField.u1SELECT_PRECEDE = (Oul != (CY_SCB_SPI_TI_PRECEDE & config->subMode) ? 1ul : Oul);
    tscbSpiCtrl.stcField.u1LATE_MISO_SAMPLE = config->enableMisoLateSample;
    tscbSpiCtrl.stcField.u1SCLK_CONTINUOUS = config->enableFreeRunSclk;
    tscbSpiCtrl.stcField.ulMASTER_MODE = ((CY_SCB_SPI_MASTER == config->spiMode) ? lul : 0ul); tscbSpiCtrl.stcField.ulCPHA = ((locSclkMode >> lul) & 0x01ul); tscbSpiCtrl.stcField.ulCPOL = (locSclkMode & 0x01ul);
    tscbSpiCtrl.stcField.u1SSEL_POLARITY0 = config->ssPolarity0;
    tscbSpiCtrl.stcField.ulSSEL_POLARITY1 = config->ssPolarity1;
tscbSpiCtrl.stcField.ulSSEL_POLARITY2 = config->ssPolarity2;
    tscbSpiCtrl.stcField.ulSSEL_POLARITY3 = config->ssPolarity3;
tscbSpiCtrl.stcField.u2MODE = config->subMode;
    base->unSPI_CTRL.u32Register = tscbSpiCtrl.u32Register;
    tscbRxCtrl.stcField.u1MSB_FIRST = config->enableMsbFirst;
    tscbRxCtrl.stcField.u1MEDIAN = config->enableInputFilter;
    tscbRxCtrl.stcField.u5DATA WIDTH = (config->rxDataWidth - 1ul);
    base->unRX_CTRL.u32Register = tscbRxCtrl.u32Register;
    base->unRX FIFO CTRL.stcField.u8TRIGGER LEVEL = config->rxFifoTriggerLevel;
    tscbTxCtrl.stcField.u1MSB_FIRST = config->enableMsbFirst;
tscbTxCtrl.stcField.u5DATA_WIDTH = (config->txDataWidth - 1ul);
base->unTX_CTRL.u32Register = tscbTxCtrl.u32Register;
    base->unTX FIFO CTRL.stcField.u8TRIGGER LEVEL = config->txFifoTriggerLevel;
    /* Set up interrupt sources */
base->unINTR_TX_MASK.u32Register = config->txFifoIntEnableMask;
    base->unINTR_RX_MASK.u32Register = config->rxFifoIntEnableMask;
                                                                                                              Set the SPI
    base->unINTR M.stcField.u1SPI DONE = config->enableSpiDoneInterrupt;
    base->unINTR_S.stcField.ulSPI_BUS_ERROR = config->enableSpiBusErrorInterrupt;
                                                                                                              interrupt
    base->unINTR SPI EC MASK.u32Register = Oul;
       Initialize the context */
    if (NULL != context)
         context->status
         context->txBufIdx = 0ul;
                                                                                                        Set the TX/RX Buffer
         context->rxBufIdx = 0ul;
         context->cbEvents = NULL;
     #if !defined(NDEBUG)
         /* Put an initialization key into the initKey variable to verify
         * context initialization in the transfer API.
         context->initKey = CY_SCB_SPI_INIT_KEY;
dif /* !(NDEBUG) */
    #endif /* ! (NDEBUG)
    retStatus = CY_SCB_SPI_SUCCESS;
return (retStatus);
```

### **Code Listing 9** Cy\_SCB\_SPI\_SetActiveSlaveSelect() function

```
_STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(volatile stc_SCB_t *base, uint32_t slaveSelect)
  base->unSPI_CTRL.stcField.u2SSEL = slaveSelect; -
                                                                               Set the slave mode
```



SPI setting procedure example

### Code Listing 10 Cy\_SCB\_SPI\_Enable() function

### Code Listing 11 Cy\_SCB\_SPI\_GetRxFifoStatus() function

## Code Listing 12 Cy\_SCB\_SPI\_ReadArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_SPI_ReadArray(volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)

{
    return Cy_SCB_ReadArray(base, rxBuf, size);
}

Read the received data
```

### Code Listing 13 Cy\_SCB\_SPI\_ClearRxFifoStatus() function

```
__STATIC_INLINE void Cy_SCB_SPI_ClearRxFifoStatus(volatile stc_SCB_t *base, uint32_t clearMask)

Cy_SCB_ClearRxInterrupt(base, clearMask);

Clear the Rx Interrupt Factor
```

## Code Listing 14 Cy\_SCB\_SPI\_WriteArray() function

### 3.2 Slave mode

This example sets the Motorola SPI Slave mode so that the Master transmits two half-words of data to the Slave, and then the Slave receives two half-words of data from the Master.

### **3.2.1** Use case

- SCB mode = Motorola SPI Slave mode
- SCB channel = 1
- PCLK = 4 MHz
- Bit rate = 1 Mbps
- Tx/Rx data length = 16 bits
- Tx/Rx FIFO = Used (16-bit FIFO data elements)
- Tx/Rx interrupts = Enable
- Used ports
  - SCLK : SCB1\_CLK (P18.2)MOSI : SCB1\_MOSI (P18.1)

MOSI data is driven on a falling edge of SCLK.



## **SPI setting procedure example**

- MISO : SCB1\_MISO (P18.0)

MISO data is captured on a falling edge of SCLK after half a SPI SCLK period from a rising edge.

SELECT : SCB1\_SEL0 (P18.3)

Figure 4 shows the example of a connection between the SCB and another SPI device.




Figure 4 Example of SPI (Slave mode) communication connection

In SPI mode, SCLK, MOSI, MISO, and SELECT signals connect to another SPI Master device. In Slave mode, SCLK, MOSI, and SELECT are input ports, and MISO is the output port. SELECT indicates when valid data is transmitted from the SPI Master device or SPI Slave device.

Figure 5 shows the setting procedure and operation example for Slave mode.




Figure 5 SPI slave mode operation

- (1) Configure the clock.
- (2) Enable global interrupt (CPU interrupt enable). For details, see the CPU interrupt handing sections in the **architecture TRM**.
- (3) Set the interrupt structure. For details, see the CPU interrupt handing sections in the architecture TRM.



## **SPI setting procedure example**

- (4) Set the system interrupt handler. For details, see the CPU interrupt handing sections in the architecture TRM.
- (5) Enable the interrupt.
- (6) Set the SPI port for Slave mode. SCLK, MOSI, and SELECT are output. MISO is input.
- (7) Initialize the SCB for SPI communication.
- (8) Enable SPI.
- (9) When the SCB receives data, an Rx FIFO interrupt occurs.
- (10) The software reads the received data from the Rx FIFO.
- (11) Clear the Rx FIFO interrupt.
- (12) When the SCB transmits data, an Tx FIFO interrupt occurs.
- (13) The software writes and sends the received SPI data.
- (14) Clear the Tx FIFO interrupt.

### **Configuration and example** 3.2.2

**Table 4** lists the parameters of the configuration part in SDL for SPI Slave mode.

Table 4 List of SPI Slave mode configuration parameters

Parameters	Description	Setting value
SOURCE_CLOCK_FRQ	Input divider clock frequency	8000000ul (80MHz)
SCB_SPI_BAUDRATE	SPI baud rate	125000ul
SCB_SPI_OVERSAMPLING	Oversampling for SPI	16ul
SCB_SPI_CLOCK_FREQ	Peripheral clock frequency	SCB_SPI_BAUDRATE*SCB_SPI_ OVERSAMPLING (125000*16 = 2 MHz)
DIVIDER_NO_1	Divider number	1ul
CY_SPI_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
CY_SPI_SCB_TYPE	SCB channel number	SCB0
SCB_SPI_cfg.spiMode	Ooperation mode	CY_SCB_SPI_SLAVE (0x0)
SCB_SPI_cfg.subMode	SPI operation sub mode	CY_SCB_SPI_MOTOROLA (0x0)
SCB_SPI_cfg.sclkMode	Clock polarity and phase	CY_SCB_SPI_CPHA0_CPOL0 (0x0)
SCB_SPI_cfg.oversample	Oversampling factor	SCB_SPI_OVERSAMPLING (16ul)
SCB_SPI_cfg.rxDataWidth	Rx data frame width	16ul
SCB_SPI_cfg.txDataWidth	Tx data frame width	16ul
SCB_SPI_cfg.enableMsbFirst	Least or most significant bit first	true (MSB)
SCB_SPI_cfg.enableFreeRunSclk	SCLK generated mode	false
SCB_SPI_cfg.enableInputFilter	Median filter	false
SCB_SPI_cfg.enableMisoLateSample	SCLK edge on which MISO is captured	true (determined by CPOL and CPHA)



# SPI setting procedure example

Parameters	Description	Setting value
SCB_SPI_cfg.enableTransferSeperation	Continuous SPI data transfers	true (enable)
SCB_SPI_cfg.ssPolarity0	Polarity of SELECT 1	false ('0' active, used)
SCB_SPI_cfg.ssPolarity1	Polarity of SELECT 2	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity2	Polarity of SELECT 3	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity3	Polarity of SELECT 4	false ('0' active, unused)
SCB_SPI_cfg.enableWakeFromSleep	Slave selection detection logic	false
SCB_SPI_cfg.rxFifoTriggerLevel	Trigger level of Rx FIFO	1ul
SCB_SPI_cfg.rxFifoIntEnableMask	Interrupt of Rx FIFO	1ul
SCB_SPI_cfg.txFifoTriggerLevel	Trigger level of Tx FIFO	1ul
SCB_SPI_cfg.txFifoIntEnableMask	Interrupt of Tx FIFO	1ul
SCB_SPI_cfg.enableSpiDoneInterru pt	SPI master transfer done event	false
<pre>SCB_SPI_cfg.enableSpiBusErrorInt errupt</pre>	SPI slave deselected at an unexpected time in the SPI transfer	false
CY_SPI_SCB_MISO_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_MISO_PIN	I/O output pin number	Oul
CY_SPI_SCB_MISO_MUX	Peripheral connection	P0_0_SCB0_SPI_MISO (30ul)
CY_SPI_SCB_MOSI_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_MOSI_PIN	I/O output pin number	1ul
CY_SPI_SCB_MOSI_MUX	Peripheral connection	P0_1_SCB0_SPI_MOSI (30ul)
CY_SPI_SCB_CLK_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_CLK_PIN	I/O output pin number	2ul
CY_SPI_SCB_CLK_MUX	Peripheral connection	P0_2_SCB0_SPI_CLK
CY_SPI_SCB_SEL0_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_SELO_PIN	I/O output pin number	3ul
CY_SPI_SCB_SELO_MUX	Peripheral connection	P0_3_SCB0_SPI_SELECT0
SCB_MISO_DRIVE_MODE	DRIVE_MODE for MISO	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_MOSI_DRIVE_MODE	DRIVE_MODE for MOSI	CY_GPIO_DM_HIGHZ (0x08)
SCB_CLK_DRIVE_MODE	DRIVE_MODE for CLK	CY_GPIO_DM_HIGHZ (0x08)
SCB_SEL0_DRIVE_MODE	DRIVE_MODE for SEL0	CY_GPIO_DM_HIGHZ (0x08)
SPI_port_pin_cfg.outVal	Pin output state	Oul
SPI_port_pin_cfg.driveMode	GPIO drive mode	Oul
SPI_port_pin_cfg.hsiom	Connection for IO pin route	HSIOM_SEL_GPIO (0x0)
SPI_port_pin_cfg.intEdge	Edge which will trigger an IRQ	0ul
SPI_port_pin_cfg.intMask	Masks edge interrupt	Oul
SPI_port_pin_cfg.vtrip	Input buffer mode	Oul
SPI_port_pin_cfg.slewRate	Slew rate	Oul
SPI_port_pin_cfg.driveSel	GPIO drive strength	Oul
CY_SPI_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn (IDX: 17)



### SPI setting procedure example

Parameters	Description	Setting value
irq_cfg.sysIntSrc	System interrupt index number	CY_SPI_SCB_IRQN
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn
.isEnabled	CPU interrupt enable	true (enable)


**Table 5** lists the SPI parameters of the driver part in the SDL.

#### **List of functions** Table 5

Functions	Description	Remarks
Cy_SCB_SPI_GetTxFifoStatus (volatile stc_SCB_t const *base)	Returns the current status of the Tx FIFO	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_ClearTxFifoStatus (volatile stc_SCB_t *base, uint32_t clearMask)	Clears the selected statuses of the Tx FIFO	*base: CY_SPI_SCB_TYPE clearMask: CY_SCB_SPI_TX_TRIGGER

**Code Listing 15** demonstrates an example to configure SPI master mode in the configuration part.

### Code Listing 15 Example to configure SPI Slave mode in configuration part





**SPI setting procedure example** 


## Code Listing 15 Example to configure SPI Slave mode in configuration part

```
static cy_stc_sysint_irq_t irq_cfg = ~
                                                              Configure the interrupt structure parameters 1
    .sysIntSrc = CY SPI SCB IRQN,
               = CPUIntIdx3_IRQn,
    .intIdx
    .isEnabled = true,
uint16_t readData[2];
uint16_t initialWriteData[4] = {0x1122u, 0x3344u, 0x5566u, 0x7788u};
#define SIZE OF INITIAL DATA (sizeof(initialWriteData)/sizeof(uint16 t))
                                                                                  Configure the SCB parameters
static const cy_stc_scb_spi_config_t SCB_SPI_cfg = -
                                 = CY_SCB_SPI_SLAVE,
= CY SCB SPI MOTOROLA,
                                                            /*** Specifies the mode of operation
    .spiMode
                                                            /*** Specifies the submode of SPI operation
    .subMode
    .sclkMode
                                 = CY_SCB_SPI_CPHA0_CPOL0, /*** Clock is active low, data is changed on first edge ***/
    .oversample
                                 = SCB_SPI_OVERSAMPLING, /*** SPI_CLOCK divided by SCB_SPI_OVERSAMPLING should be
    .rxDataWidth
                                 = 16ul,
                                                            /*** The width of RX data (valid range 4-16). It must be the
same as \ref txDataWidth except in National sub-mode. ***/
                                 = 16ul,
                                                            /*** The width of TX data (valid range 4-16). It must be the
    .txDataWidth
same as \ref rxDataWidth except in National sub-mode. ***/
    .enableMsbFirst
                                 = true,
                                                            /*** Enables the hardware to shift out the data element MSB
first, otherwise, LSB first ***/
                                = false,
    .enableFreeRunSclk
                                                            /*** Enables the master to generate a continuous SCLK
regardless of whether there is data to send ***/
    .enableInputFilter
                                                            /*** Enables a digital 3-tap median filter to be applied to
                                 = false,
the input of the RX FIFO to filter glitches on the line. ***/
    .enableMisoLateSample
                                                            /*** Enables the master to sample MISO line one half clock
later to allow better timings. ***/
    .enableTransferSeperation = true,
                                                            /*** Enables the master to transmit each data element
separated by a de-assertion of the slave select line (only applicable for the master mode) ** .ssPolarity0 = false, /*** SSO: active low ***/
                                 = false,
                                                            /*** SS1: active low ***/
    .ssPolarity1
                                = false,
                                                             /*** SS2: active low ***/
    .ssPolarity2
                                = false,
                                                            /*** SS3: active low ***/
    .ssPolarity3
                                = false,
                                                            /*** When set, the slave will wake the device when the slave
    .enableWakeFromSleep
select line becomes active. Note that not all SCBs support this mode. Consult the device datasheet to determine which SCBs support wake from deep sleep. ***/
    .rxFifoTriggerLevel
                                                            /*** Interrupt occurs, when there are more entries of 2 in
the RX FIFO */
                                                            /*** Bits set in this mask will allow events to cause an
    .rxFifoIntEnableMask
                                = 1ul,
interrupt */
   .txFifoTriggerLevel
                                                            /*** When there are fewer entries in the TX FIFO, then at
                               = 1ul.
this level the TX trigger output goes high. This output can be connected to a DMA channel through a trigger mux. Also,
it controls the \rowvert CY_SCB_SPI_TX_TRIGGER interrupt source. */
    .txFifoIntEnableMask
                                 = Tul,
                                                            /*** Bits set in this mask allow events to cause an
interrupt */
                                                            /*** Bits set in this mask allow events to cause an
    .masterSlaveIntEnableMask = Oul,
interrupt
    .enableSpiDoneInterrupt
                                                                                Create the function to determine
    .enableSpiBusErrorInterrupt = false,
                                                                                the divider division ratio
};
void SetPeripheFracDiv24 5 (uint64 t targetFreg, uint64 t sourceFreg, uint8 t divNum)
    uint64_t temp = ((uint64_t)sourceFreq << 5ul);</pre>
    uint32 t divSetting;
                                                                                     Calculates the division ratio
    divSetting = (uint32 t) (temp / targetFreq);
    Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, divNum,
(((divSetting >> 5ul) & 0x00000FFFul) - 1ul),
                                                                                          Set the division ratio (See
                                     (divSetting & 0x0000001Ful));
                                                                                          Code Listing 5)
int main(void)
    SystemInit();
                                                                                          (1) Configure the clock
    Configure the
                                                                                                 Peripheral Clock
                                                                                                 (See Code Listing 4)
    Cy_SysClk_PeriphAssignDivider(CY_SPI_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1); SetPeripheFracDiv24_5(SCB_SPI_CLOCK_FREQ, SOURCE_CLOCK_FRQ, DIVIDER_NO_1);
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, 1ul);
                                                                                    Configure the divider (See
                                                                                     Code Listing 2)
                                                                         Enable the divider (See Code Listing 6)
```




SPI setting procedure example

### Code Listing 15 Example to configure SPI Slave mode in configuration part



- \*1: For details, see the CPU interrupt handing sections in the architecture TRM.
- \*2: For details, see the I/O System sections in the architecture TRM.

### Code Listing 16 Interrupt handler example





**SPI setting procedure example** 

### Interrupt handler example **Code Listing 16**

```
(13) Write and send SPI Data (See Code Listing 14)
/*** Write back the data to TX FIFO ***/
Cy SCB SPI WriteArray(CY SPI SCB TYPE, (void*)initialWriteData, SIZE OF INITIAL DATA);
Cy_SCB_SPI_ClearTxFifoStatus(CY_SPI_SCB_TYPE, CY_SCB_SPI_TX_TRIGGER);
                                                                 (14) Clear the TX TRIGGER interrupt
                                                                 flag (See Code Listing 18)
```

Code Listing 17 and Code Listing 18 demonstrate an example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of SDL:

### Code Listing 17 Cy\_SCB\_SPI\_GetTxFifoStatus() function

```
STATIC INLINE uint32 t Cy SCB SPI GetTxFifoStatus(volatile stc SCB t const *base)
 return (Cy_SCB_GetTxInterruptStatus(base) & CY_SCB_SPI_TX_INTR); -
                                                                           Read and check the Tx Interrupt
```

## Code Listing 18 Cy\_SCB\_SPI\_ClearTxFifoStatus() function

```
STATIC_INLINE void Cy_SCB_SPI_ClearTxFifoStatus(volatile stc_SCB_t *base, uint32_t clearMask)
  Cy SCB ClearTxInterrupt(base, clearMask); _
                                                                              Clear the Tx Interrupt Factor
```

<sup>\*1:</sup> For details, see the CPU interrupt handing sections in the architecture TRM.



**UART setting procedure example** 

### **UART** setting procedure example 4

This section shows an example of SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the architecture TRM for details of each protocol. The code snippets in this application note are part of SDL, and is based on the CYT2B7 series. See Other references for the SDL.

The SCB features standard UART and multi-processor mode, SmartCard (ISO7816) reader, IrDA, and LIN (Slave mode). See the architecture TRM for details of each protocol. In this section, the procedure to set standard UART is explained as an example.

#### 4.1 **UART** mode

This sample shows the usage of the SCB in standard UART mode. In this use case, after the respective registers are configured, the SCB transmits one byte of data to another device, and waits for an Rx data from another device.

### 4.1.1 Use case

- SCB mode = Standard UART
- SCB channel = 3
- PCLK = 80 MHz
- Baud rate = 115,200 bps

[Baud rate setting]

The baud rate calculation formula is as follows:

Baud rate [bps] = Input clock [Hz] / OVS

OVS: SCB\_CTRL.OVS + 1

For example, the following shows how to calculate a real UART baud rate from an ideal UART baud rate:

- CLK\_PERI frequency = 40 [MHz]
- target UART baud rate(Bit rate) = 115,200 [bps]
- OVS = 16 [oversamples]

You can use the specified CLK PERI frequency, target UART baud rate, and OVS for calculating the real baud rate.

First, the ideal input clock to SCB is calculated:

Ideal input clock = Target baud rate \* OVS = 115,200 \* 16 = 1,843,200 [Hz]

Next, the ideal value of the clock divider control register (DIV24.5) required can be calculated:

Ideal DIV24.5 = 40 [MHz] / 1,843,200 [Hz] = 21.7014

However, the DIV24.5 register has 24 bits for the integer part and limited 5 bits for the fraction part (based 1/32). Therefore, the real divider value and the real UART baud rate can be calculated as follows:

Real DIV24.5 = 21.6875 (integer: 21, fractional: 22/32)

Real UART baud rate = 40 [MHz] / 21. 6875 / 16 = 115,274 [bps]

For more details, see the **architecture TRM**.


- Data width = 8 bits
- Parity = None
- Stop bits = 1
- Flow control = None
- Tx/Rx FIFO = Used
- Rx interrupt = Disable



## **UART setting procedure example**

- Used ports
  - Tx: SCB3\_TX (P13.1)
  - Rx: SCB3\_RX (P13.0)
- The MCU receives the data transmitted by the UART device. The MCU sends the received data as it is. The initial message and data sent by the MCU are displayed on the PC.

An example Tx-Rx connection between the SCB and the external UART device is shown in Figure 6. In this example, flow control signals RTS and CTS are not used.



**Example of UART communication connection** Figure 6

Figure 7 shows the setting procedure and operation example for the UART.




Figure 7 **UART** operation

- (1) Set the UART port.
- (2) Initialize SCB for UART.
- (3) Enable the UART.
- (4) Configure the clock.
- (5) Read the data from Rx FIFO.
- (6) Write the data to Tx FIFO.



**UART setting procedure example** 

### **Configuration and example** 4.1.2

**Table 6** lists the parameters of the configuration part in the SDL for UART mode.

**List of UART mode configuration parameters** Table 6

Parameters	Description	Setting value
UART_OVERSAMPLING	Oversampling for UART	8ul
CY_USB_SCB_UART_PCLK	Peripheral clock number	PCLK_SCB3_CLOCK (17ul)
g_stc_uart_config.uartMode	Submode of UART operation	CY_SCB_UART_STANDARD (0ul)
g_stc_uart_config.oversample	Oversampling for UART	UART_OVERSAMPLING (8ul)
g_stc_uart_config.dataWidth	Dataframe width	8ul
g_stc_uart_config.enableMsbFirst	LSB first or MSB first	False (LSB)
g_stc_uart_config.stopBits	Stop bit	CY_SCB_UART_STOP_BITS_1 (2ul)
g_stc_uart_config.parity	Parity bit	CY_SCB_UART_PARITY_NONE (0ul)
<pre>g_stc_uart_config.enableInputFil ter</pre>	Median filter	False
<pre>g_stc_uart_config.dropOnParityEr ror</pre>	Behavior when a parity check fails	False
<pre>g_stc_uart_config.dropOnFrameErr or</pre>	Behavior when an error is detected in a start or stop period	False
<pre>g_stc_uart_config.enableMutliPro cessorMode</pre>	Multi-processor mode	False (disable)
<pre>g_stc_uart_config.receiverAddres s</pre>	Slave device address	Oul
<pre>g_stc_uart_config.receiverAddres sMask</pre>	Slave device address mask	Oul
<pre>g_stc_uart_config.acceptAddrInFi fo</pre>	Received matching address is accepted in the RX FIFO	False (not accept)
g_stc_uart_config.irdaInvertRx	Inverts incoming RX line signal	False
<pre>g_stc_uart_config.smartCardRetry OnNack</pre>	Data frame is retransmitted when a negative acknowledgement is received	False
g_stc_uart_config.enableCts	Enable the use of CTS input signal by the UART transmitter	False
g_stc_uart_config.ctsPolarity	Polarity of the CTS input signal	CY_SCB_UART_ACTIVE_LOW (0ul)
g_stc_uart_config.rtsRxFifoLevel	Trigger level	Oul
g_stc_uart_config.rtsPolarity	Polarity of the RTS output signal	CY_SCB_UART_ACTIVE_LOW (0ul)
g_stc_uart_config.breakWidth	Break width	Oul
<pre>g_stc_uart_config.rxFifoTriggerL evel</pre>	Trigger level for Rx FIFO	Oul
<pre>g_stc_uart_config.rxFifoIntEnabl eMask</pre>	Receiver interrupt mask	Oul
<pre>g_stc_uart_config.txFifoTriggerL evel</pre>	Trigger level for Tx FIFO	0ul
<pre>g_stc_uart_config.txFifoIntEnabl eMask</pre>	Transmitter interrupt mask	0ul



## **UART setting procedure example**

Parameters	Description	Setting value
CY_USB_SCB_TYPE	Using SCB channel number	SCB3
stc_port_pin_cfg_uart.driveMode	GPIO drive mode	Rx: CY_GPIO_DM_HIGHZ (8ul) Tx: CY_GPIO_DM_STRONG_IN_OFF (6ul)
SPI_port_pin_cfg.hsiom	Specifies the connection for IO pin route	Rx: CY_USB_SCB_UART_RX_MUX (17ul) Tx: CY_USB_SCB_UART_TX_MUX (17ul)
CY_USB_SCB_UART_RX_PORT	GPIO port number for Rx	GPIO_PRT13
CY_USB_SCB_UART_RX_PIN	GPIO port pin for Rx	Oul
CY_USB_SCB_UART_TX_PORT	GPIO port number for Tx	GPIO_PRT13
CY_USB_SCB_UART_TX_PIN	GPIO port pin for Tx	1ul

Table 7 lists the UART functions of the driver part in SDL.

### Table 7 **List of functions**

Functions	Description	Remarks
Cy_SCB_UART_GetNumInRxFifo (volatile stc_SCB_t const *base)	Returns the number of data elements in the UART Rx FIFO	*base: CY_USB_SCB_TYPE
Cy_SCB_UART_GetArray (volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)	Reads an array of data out of the UART Rx FIFO	*base: CY_USB_SCB_TYPE  *rxBuf: uart_in_data  size: rx_num
Cy_SCB_UART_PutArray (volatile stc_SCB_t *base, void *txBuf, uint32_t size)	Places an array of data in the UART Tx FIFO	*base: CY_USB_SCB_TYPE *rxBuf: uart_in_data size: rx_num
Cy_SCB_UART_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: CY_USB_SCB_TYPE
Cy_SCB_UART_Init (volatile stc_SCB_t *base, cy_stc_scb_uart_config_t const *config, cy_stc_scb_uart_context_t *context)	Initializes the SCB for UART operation	*base: CY_USB_SCB_TYPE *config: g_stc_uart_config *context: g_stc_uart_context
Cy_SCB_UART_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the UART operation	*base: CY_USB_SCB_TYPE

**Code Listing 19** demonstrates an example to configure UART mode in the configuration part.

## Code Listing 19 Example to configure UART mode in configuration part

```
/\star Select UART Echo Type /\star Use Low-Level API. Polling & Receive by 1 byte unit
/* Local Definition */
#define UART_OVERSAMPLING (8ul)
/* Local Functions Declaration */
void UART Initialization(uint32_t boadrate, uint32_t sourceFreq);
void Term_Printf(void *fmt, ...);
```



**UART** setting procedure example

## Code Listing 19 Example to configure UART mode in configuration part

```
/* SCB - UART Configuration */
Configure the UART parameters
                            g_stc_uart_config
    .uartMode
                                 = CY_SCB_UART_STANDARD,
                                 = UART_OVERSAMPLING,
    .oversample
                                 = 8ul,
    .dataWidth
                                 = false,
    .enableMsbFirst
                                 = CY SCB UART STOP BITS 1,
    .stopBits
                                 = CY SCB UART PARITY NONE,
    .parity
                                 = false,
    .enableInputFilter
                                 = false,
    .dropOnParityError
    .dropOnFrameError
                                 = false,
    .enableMutliProcessorMode
                                 = false,
    .receiverAddress
                                 = 0ul,
                                 = Oul,
    .receiverAddressMask
    .acceptAddrInFifo
                                 = false,
                                 = false,
    .irdaInvertRx
    .irdaEnableLowPowerReceiver = false,
    .smartCardRetryOnNack = false,
    .enableCts
                                 = false,
    .ctsPolarity
                                 = CY_SCB_UART_ACTIVE_LOW,
    .rtsRxFifoLevel
                                 = 0ul.
                                = CY_SCB_UART_ACTIVE_LOW,
= Oul,
    .rtsPolarity
    .breakWidth
                                 = 0ul,
    .rxFifoTriggerLevel
    .rxFifoIntEnableMask
                                 = 0ul,
    .txFifoTriggerLevel
                                 = 0ul,
    .txFifoIntEnableMask
                                 = 0111
};
int main (void)
    SystemInit();
    /* UART Initialization */
                        boardrate, peri frequency
    UART_Initialization( 115200ul,
                                        80000000ul);
    /* Opening UART Comment */
Term_Printf("\nUART TEST (driver ver=%d.%d)\n\r", CY_SCB_DRV_VERSION_MAJOR, CY_SCB_DRV_VERSION_MINOR);
    Term Printf("POLLING 1BYTE ECHO\n\r");
    for(;;)
                                                                                       Read the data from RX FIFO
        uint32 t
                    rx num;
                                                                                       STATUS (See Code Listing 20)
        /* Check Receive Data */
        rx_num = Cy_SCB_UART_GetNumInRxFifo(CY_USB_SCB_TYPE);
if (rx_num != 0ul)
                                                                                           (5) Read the data from RX
            uint8_t uart_in_data[128];
                                                                                          FIFO (See Code Listing 21)
            Cy_SCB_UART_GetArray(CY_USB_SCB_TYPE, uart_in_data, rx_num); Cy_SCB_UART_PutArray(CY_USB_SCB_TYPE, uart_in_data, rx_num);
                                                                                           (6) Write the data to TX
                                                                                           FIFO (See Code Listing 22)
void UART_Initialization(uint32_t boadrate, uint32_t sourceFreq)
    /* Port Configuration for UART */
    cy stc gpio pin config t
                               stc port pin cfg uart = {Oul};
    stc_port_pin_cfg_uart.driveMode = CY_GPIO_DM_HIGHZ;
stc_port_pin_cfg_uart.hsiom = CY_USB_SCB_UART_RX_MUX;
CY_GPIO_Pin_Init(CY_USB_SCB_UART_RX_PORT, CY_USB_SCB_UART_RX_PIN, &stc_port_pin_cfg_uart);
                                                                                                           (1) Set the
                                                                                                           UART port
    stc_port_pin_cfg_uart.driveMode = CY_GPIO_DM_STRONG_IN_OFF;
                                     = CY_USB_SCB_UART_TX_MUX;
    stc_port_pin_cfg_uart.hsiom
    Cy GPIO Pin Init(CY USB SCB UART TX PORT, CY USB SCB UART TX PIN, &stc port pin cfg uart);
                                                     If necessary, stop the UART operation (See Code Listing 23)
    /* SCB-UART Initialization */
    Cy_SCB_UART_DeInit(CY_USB_SCB_TYPE);
                                                                                            (2) Initialize SCB for UART
    Cy_SCB_UART_Init(CY_USB_SCB_TYPE, &g_stc_uart_config, &g_stc_uart_context); -
    Cy_SCB_UART_Enable(CY_USB_SCB_TYPE); -
                                                                                            (See Code Listing 24)
                                                                        (3) Enable the UART (See Code Listing 25)
```



**UART** setting procedure example

## Code Listing 19 Example to configure UART mode in configuration part

```
/st Clock Configuration for UART st/
                                                                                      (4) Configure the clock
   // Assign a programmable divider
   Cy SysClk PeriphAssignDivider (CY USB SCB UART PCLK, CY SYSCLK DIV 24 5 BIT, Oul);
      Set divider value
                                                                                      Configure the Peripheral
                               = UART_OVERSAMPLING * boadrate;
       uint64 t targetFreq
                                                                                      Clock (See Code Listing 4)
       Configure the divider (See
                                      0u1,
                                       ((divSetting_fp5 & 0x1FFFFFE0ul) >> 5ul),
                                                                                     Code Listing 5)
                                       (divSetting_\bar{f}p5 & 0x0000001Ful));
    // Enable peripheral divider
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, Oul); __
                                                                        Enable the divider (See Code Listing 6)
void Term Printf(void *fmt, ...)
   uint8_t uart_out_data[128];
   va_list arg;
   /* UART Print */
   va start(arg, fmt);
   vsprintf((char*)&uart_out_data[0], (char*)fmt, arg);
while (Cy_SCB_UART_ISTXCOmplete(CY_USB_SCB_TYPE) != true) {};
   Cy_SCB_UART_PutArray(CY_USB_SCB_TYPE, uart_out_data, strlen((char *)uart_out_data));
   va_end(arg);
```

**Code Listing 20** to **Code Listing 25** demonstrate example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:

### Code Listing 20 Cy\_SCB\_UART\_GetNumInRxFifo() function

### Code Listing 21 Cy\_SCB\_UART\_GetArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_UART_GetArray(volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)
{
    return Cy_SCB_ReadArray(base, rxBuf, size);
}
Read the data from RX FIFO
```

### Code Listing 22 Cy\_SCB\_UART\_PutArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_UART_PutArray(volatile stc_SCB_t *base, void *txBuf, uint32_t size)

{
    return Cy_SCB_WriteArray(base, txBuf, size);
}

Write the data to TX FIFO
```

<sup>\*1:</sup> For details, refer to the I/O System sections in the architecture TRM.



**UART** setting procedure example

### Code Listing 23 Cy\_SCB\_UART\_Delnit() function

```
void Cy_SCB_UART_DeInit(volatile stc_SCB_t *base)
                                                                                              Set the default value to unCTRL
    ^{\prime \star} De-initialize the UART interface ^{\star \prime}
    base->unCTRL.u32Register = CY_SCB_CTRL_DEF_VAL;
base->unUART_CTRL.u32Register = CY_SCB_UART_CTRL_DEF_VAL;
    base->unCTRL.u32Register
                                                                                              and unUART_CTRL Reg
    /* De-initialize the RX direction */
                                                                                Set the default value to unUART_RX_CTRL,
   base->unUART_RX_CTRL.u32Register = Oul;
base->unRX_CTRL.u32Register = CY_St
base->unRX_FIFO_CTRL.u32Register = Oul;
                                                                               unRX_CTRL, unRX_FIFO_CTRL, and
                                          = CY SCB RX CTRL_DEF_VAL;
                                                                               unRX_MATCH Reg
    base->unRX_MATCH.u32Register
    /* De-initialize the TX direction */
   base->unUART_TX_CTRL.u32Register = Oul;
base->unTX_CTRL.u32Register = CY_SCB_TX_CTRL_DEF_VAL;
                                                                                Set the default value to unUART_TX_CTRL,
    base->unTX FIFO CTRL.u32Register = Oul;
                                                                                unTX_CTRL, and unTX_FIFO_CTRL Reg
    /* De-initialize the flow control */ -
    base->unUART_FLOW_CTRL.u32Register = Oul;
                                                                                              Set the default value to
    /* De-initialize the interrupt sources */
                                                                                              unUART_FLOW_CTRL Reg
    base->unINTR_SPI_EC_MASK.u32Register = Oul;
base->unINTR_I2C_EC_MASK.u32Register = Oul;
    base->unINTR RX MASK.u32Register
    base->unINTR_TX_MASK.u32Register
                                               = 0ul;
                                                                                              Set the default value to Reg for
    base->unINTR M MASK.u32Register
                                               = 0ul;
    base->unINTR_S_MASK.u32Register
                                               = 0ul;
                                                                                              Interrupt
```

## Code Listing 24 Cy\_SCB\_UART\_Init() function

```
cy_en_scb_uart_status_t Cy_SCB_UART_Init(volatile stc_SCB_t *base, cy_stc_scb_uart_config_t const *config, cy_stc_scb_uart_context_t *context)
    cy_en_scb_uart_status_t retStatus = CY_SCB_UART_BAD_PARAM;
    un_SCB_CTRL_t
                              temp_CTRL
                                                         Oul };
    un_SCB_UART_CTRL_t
un_SCB_UART_RX_CTRL_t
                             temp_UART_CTRL
temp_UART_RX_CTRL
                                                         0117 };
                                                         Oul };
    un SCB RX CTRL
                              temp RX CTRL
                                                          Oul
                                                              };
    un_SCB_RX_MATCH_t
                               temp_RX_MATCH
                                                          Oul
    un_SCB_UART_TX_CTRL_t
                               temp_UART_TX_CTRL
    un_SCB_TX_CTRL_t temp_TX_CTRL
un_SCB_RX_FIFO_CTRL_t temp_RX_FIFO_CTRL
                                                          0111
                                                              };
                                                         Oul
    un_SCB_UART_FLOW_CTRL t temp_UART_FLOW_CTRL = {
un_SCB_TX_FIFO_CTRL_t temp_TX_FIFO_CTRL = {
                                                          0ul
                                                         Oul
                                                                  Check if configuration parameter values are valid
    if ((NULL != base) && (NULL != config)) -
        uint32 t ovs;
         if ((CY_SCB_UART_IRDA == config->uartMode) && (!config->irdaEnableLowPowerReceiver))
             /* For Normal IrDA mode oversampling is always zero */
             ovs = Oul;
        else
             ovs = (config->oversample - 1ul);
                                                                                          Set the config value to unCTRL
                                                                                          and unUART_CTRL Reg
         /* Configure the UART interface */
        temp_CTRL.stcField.ulADDR_ACCEPT = (config->acceptAddrInFifo ? 1ul : 0ul);
        temp_CTRL.stcField.u2MEM_WIDTH
                                             = ovs;
        temp CTRL.stcField.u4OVS
         temp_CTRL.stcField.u2MODE
                                             = CY SCB CTRL MODE UART;
                                            = temp_CTRL.u32Register;
= config->uartMode;
        base->unCTRL.u32Register
                                                                                    Set the config value to
        temp UART CTRL.stcField.u2MODE
        base->unUART_CTRL.u32Register
                                             = temp UART CTRL.u32Register;
                                                                                    unUART_RX_CTRL, unRX_CTRL, and
                                                                                    unRX_MATCH Reg
         /* Configure the RX direction */
        temp_UART_RX_CTRL.stcField.u1POLARITY
                                                                = (config->irdaInvertRx ? 1ul : 0ul);
         temp UART RX CTRL.stcField.u1MP MODE
                                                                 = (config->enableMutliProcessorMode ? 1ul : 0ul);
        temp_UART_RX_CTRL.stcField.ulDROP_ON_PARITY_ERROR = temp_UART_RX_CTRL.stcField.ulDROP_ON_FRAME_ERROR =
                                                                   (config->dropOnParityError ? lul : Oul);
                                                                   (config->dropOnFrameError ? 1ul : Oul);
         temp_UART_RX_CTRL.stcField.u4BREAK_WIDTH
                                                                = (config->breakWidth - 1ul);
         temp_UART_RX_CTRL.stcField.u3STOP_BITS
                                                                = (config->stopBits - 1ul);
                                                                   (config->parity & 0x0000001ul);
         temp_UART_RX_CTRL.stcField.u1PARITY
```



**UART setting procedure example** 

## Code Listing 24 Cy\_SCB\_UART\_Init() function

```
temp UART RX CTRL.stcField.u1PARITY ENABLED
                                                                  (config->parity & 0x00000002ul) >> 1;
    base->unUART_RX_CTRL.u32Register
                                                                = temp_UART_RX_CTRL.u32Register;
    temp RX CTRL.stcField.u1MSB FIRST = (config->enableMsbFirst ? 1ul : 0ul);
                                             = (config->enableInputFilter ? 1ul : 0ul);
    temp_RX_CTRL.stcField.u1MEDIAN
     temp_RX_CTRL.stcField.u5DATA_WIDTH = (config->dataWidth - 1ul);
    base->unRX_CTRL.u32Register
                                              = temp_RX_CTRL.u32Register;
                                                                                        Set the config value to
    temp RX MATCH.stcField.u8ADDR = config->receiverAddress;
    temp RX MATCH.stcField.u8MASK = config->receiverAddressMask;
                                                                                        unUART_TX_CTRL, unTX_CTRL,
    base->unRX_MATCH.u32Register = temp_RX_MATCH.u32Register;
                                                                                        and unRX_FIFO_CTRL Reg
     /* Configure the TX direction */
    temp_UART_TX_CTRL.stcField.u1RETRY_ON_NACK = (config->smartCardRetryOnNack ? lul : 0ul);
temp_UART_TX_CTRL.stcField.u3STOP_BITS = (config->stopBits - lul);
                                                     = (config->stopBits - 1ul);
= (config->parity & 0x00000001ul);
    temp_UART_TX_CTRL.stcField.u1PARITY = (config->parity & 0x00000001u1);
temp_UART_TX_CTRL.stcField.u1PARITY_ENABLED = (config->parity & 0x00000002u1) >> 1;
    base->unUART TX CTRL.u32Register
                                                        = temp_UART_TX_CTRL.u32Register;
    temp_TX_CTRL.stcField.u1MSB_FIRST = (config->enableMsbFirst ? 1ul : 0ul);
    temp_TX_CTRL.stcField.u5DATA_WIDTH = (config->dataWidth - 1ul);
temp_TX_CTRL.stcField.u1OPEN_DRAIN = ((config->uartMode == CY_SCB_UART_SMARTCARD) ? 1ul : 0ul);
    base->unTX CTRL.u32Register
                                             = temp_TX_CTRL.u32Register;
    temp_RX_FIFO_CTRL.stcField.u8TRIGGER_LEVEL = config->rxFifoTriggerLevel;
                                                        = temp_RX_FIFO_CTRL.u32Register;
    base->unRX FIFO CTRL.u32Register
                                                                        Set the config value to unUART_FLOW_CTRL,
                                                                        unTX_FIFO_CTRL Reg
    /* Configure the flow control */
    temp_UART_FLOW_CTRL.stcField.ulCTS_ENABLED = (config->enableCts ? 1ul : 0ul);
temp_UART_FLOW_CTRL.stcField.ulCTS_POLARITY = ((CY_SCB_UART_ACTIVE_HIGH == config->ctsPolarity) ? 1ul : 0ul);
temp_UART_FLOW_CTRL.stcField.ulRTS_POLARITY = ((CY_SCB_UART_ACTIVE_HIGH == config->rtsPolarity) ? 1ul : 0ul);
temp_UART_FLOW_CTRL.stcField.u8TRIGGER_LEVEL = config->rtsRxFifoLevel;
                                                          = temp_UART_FLOW_CTRL.u32Register;
    base->unUART FLOW CTRL.u32Register
    temp_TX_FIFO_CTRL.stcField.u8TRIGGER_LEVEL = config->txFifoTriggerLevel;
    base->unTX_FIFO_CTRL.u32Register
                                                        = temp_TX_FIFO_CTRL.u32Register;
     /* Set up interrupt sources */ -
                                                                                              Set the config value to
    base->unINTR TX MASK.u32Register = config->txFifoIntEnableMask;
                                                                                             unINTR_TX_MASK and
    base->unINTR_RX_MASK.u32Register = config->rxFifoIntEnableMask;
                                                                                             unINTR_RX_MASK Reg
        Initialize context */
    if (NULL != context)
         context->rxStatus = Oul;
         context->txStatus = 0ul;
         context->rxRingBuf = NULL;
                                                                                           Clear the context
         context->rxRingBufSize = Oul;
         context->rxBufIdx = 0ul;
         context->txLeftToTransmit = Oul;
         context->cbEvents = NULL;
    #if !defined(NDEBUG)
           * Put an initialization key into the initKey variable to verify
         * context initialization in the transfer API.
    context->initKey = CY_SCB_UART_INIT_KEY;
#endif /* !(NDEBUG) */
    retStatus = CY_SCB_UART_SUCCESS;
return (retStatus);
```

### Code Listing 25 Cy\_SCB\_UART\_Enable() function

```
_STATIC_INLINE void Cy_SCB_UART_Enable(volatile stc_SCB_t *base)
  base->unCTRL.stcField.u1ENABLED = 1ul; -
                                                                                Set the enable bit to "1"
```



**I2C setting procedure example** 

### I<sup>2</sup>C setting procedure example 5

This section shows an example of the SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the architecture TRM for details of each protocol. The code snippets in this application note are part of SDL. This sample program shows for CYT2B7 series. See Other references for the SDL.

This example shows the usage of the SCB in I<sup>2</sup>C mode. The SCB supports Master mode, Slave mode, and multi-Master mode. See the **architecture TRM** for details of each protocol.

#### 5.1 Master mode

In this example, the SCB is configured as an  $I^2$ C master and writes one byte data to the slave (address = 0x08) and reads one byte data from the same slave. For simplicity, polling method is used in this example instead of interrupts for writing and reading data to/from FIFOs.

#### 5.1.1 Use case

- SCB mode = I<sup>2</sup>C Master mode
- SCB channel = 0
- PCLK = 2 MHz
- Bit rate = 100 kbps

[Bit rate setting]

```
The bit rate setting is valid only in Master mode. The bit rate calculation formula is as follows:
   Bit rate [bps] = Input clock [Hz] / (Low_phase_ovs + High_phase_ovs)
     Low_phase_ovs: SCB_I2C_CTRL.LOW_PHASE_OVS + 1
     High_phase_ovs: SCB_I2C_CTRL.HIGH_PHASE_OVS + 1
In this case, bit rate is calculated as follows:
               = Input clock [Hz] / (High_phase_ovs + Low_phase_ovs)
   Bit rate
               = PCLK(2MHz) / ((9+1) + (9+1)) = 100 [kbps]
For more details, see the architecture TRM.
```

- 7-bit Slave address = 0x8 (for another I<sup>2</sup>C device)
- MSb first
- Tx/Rx FIFO = Used
- Tx/Rx interrupt = Disabled
- Analog filter is enabled and digital filter = Disabled
- Used ports

```
- SCL : SCB0_SCL (P1.0)
- SDA : SCB0_SDA (P1.1)
```

Figure 8 shows the example of connection between the SCB and another I<sup>2</sup>C Slave device.



## 12C setting procedure example




Figure 8 Example of I<sup>2</sup>C (Master mode) communication

Note: (\*1) For  $V_{DDIO}$  value, see the datasheet (see **Related documents**).

In I<sup>2</sup>C Master mode, SCL and SDA signals are connected to another I<sup>2</sup>C Slave device. The Master device outputs the clock (SCL) to the Slave device. The data signal (SDA) is bidirectional. Both SCL and SDA are pulled up to  $V_{\text{DDIO}}$  via external pull up register.

Figure 9 shows setting procedure and operation example for I<sup>2</sup>C Master mode.




Figure 9 I2C Master mode operation

- (1) Configure the clock.
- (2) Configure the I<sup>2</sup>C port.



## **I2C setting procedure example**

- (3) Initialize SCB for I<sup>2</sup>C.
- (4) Set the bit rate.
- (5) Enable I<sup>2</sup>C.
- (6) I2C communication for example
  - (6-1) Make sure Tx FIFO empty.
  - (6-2) Send START and receive ACK/NACK.
  - (6-3) Transmit 1-byte data.
  - (6-4) Send STOP.
  - (6-5) Make sure Rx FIFO empty.
  - (6-6) Send START and receive ACK/NACK.
  - (6-7) Receive 1-byte data.
  - (6-8) Send NACK and stop.

### **Configuration and example** 5.1.2

**Table 8** lists the parameters of the configuration part in SDL for I<sup>2</sup>C master mode.

List of I<sup>2</sup>C Master mode configuration parameters Table 8

Parameters	Description	Setting value
E_SOURCE_CLK_FREQ	Frequency of input divider clock	8000000ul (80MHz)
E_I2C_INCLK_TARGET_FREQ	Frequency of peripheral clock	2000000ul (2MHz)
E_I2C_DATARATE	Baudrate for I <sup>2</sup> C	100000ul
USER_I2C_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
DIVIDER_NO_1	Divider number	1ul
E_I2C_SLAVE_ADDR	Slave device addres	8ul
E_I2C_RECV_SIZE	Master buffer size	9ul
USER_I2C_SCB_TYPE	SCB channel number	SCB0
I2C_SDA_PORT	I/O port number	GPIO_PRT1
I2C_SDA_PORT_PIN	I/O pin number	1ul
I2C_SDA_PORT_MUX	Peripheral connection	P1_1_SCB0_I2C_SDA (14ul)
I2C_SCL_PORT	I/O port number	GPIO_PRT1
I2C_SCL_PORT_PIN	I/O pin number	0ul
I2C_SCL_PORT_MUX	Peripheral connection	P1_0_SCB0_I2C_SCL (14ul)
g_stc_i2c_config.i2cMode	I2C Master/Slave mode	CY_SCB_I2C_MASTER (2ul)
g_stc_i2c_config.useRxFifo	Receiver FIFO control	true
<pre>g_stc_i2c_config.useTxFifo</pre>	Transmitter FIFO control	true
g_stc_i2c_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)
g_stc_i2c_config.slaveAddressMask	Slave device address mask	E_I2C_SLAVE_ADDR (8ul)
g_stc_i2c_config.acceptAddrInFifo	Received matching address	false



# 12C setting procedure example

Parameters	Description	Setting value
g_stc_i2c_config.ackGeneralAddr	Received general call slave address	false
g_stc_i2c_config.enableWakeFromSleep	Clocking for the address matching	false
g_stc_i2c_master_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)
g_stc_i2c_master_config.buffer	Pointer to the master buffer	0ul
g_stc_i2c_master_config.bufferSize	Current master buffer size	0ul
g_stc_i2c_master_config.xferPending	Stores how the master ends the transfer	false
I2S_port_pin_cfg.outVal	Pin output state	0ul
I2S_port_pin_cfg.driveMode	GPIO drive mode	Oul
I2S_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)
I2S_port_pin_cfg.intEdge	Edge which will trigger an IRQ	0ul
I2S_port_pin_cfg.intMask	Masks edge interrupt	0ul
I2S_port_pin_cfg.vtrip	Input buffer mode	Oul
I2S_port_pin_cfg.slewRate	Slew rate	Oul
I2S_port_pin_cfg.driveSel	GPIO drive strength	0ul
USER_I2C_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn
irq_cfg.sysIntSrc	System interrupt index number	USER_I2C_SCB_IRQN (IDX: 17)
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn
irq_cfgisEnabled	CPU interrupt enable	true (enable)

**Table 9** lists the I<sup>2</sup>C parameters of the driver part in the SDL.

### Table 9 **List of functions**

Functions	Description	Remarks
void Cy_SCB_I2C_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: USER_I2C_SCB_TYPE
Cy_SCB_I2C_Init (volatile stc_SCB_t *base, cy_stc_scb_i2c_config_t const *config, cy_stc_scb_i2c_context_t *context)	Initializes the SCB for the I <sup>2</sup> C operation	*base: USER_I2C_SCB_TYPE  *config: g_stc_i2c_config  *context: g_stc_i2c_context
Cy_SCB_I2C_SetDataRate (volatile stc_SCB_t *base, uint32_t dataRateHz, uint32_t scbClockHz)	Configures the SCB to work at the desired data rate	*base: USER_I2C_SCB_TYPE dataRateHz: E_I2C_INCLK_TARGET_FREQ scbClockHz: E_I2C_INCLK_TARGET_FREQ
Cy_SCB_I2C_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the I <sup>2</sup> C operation	*base: USER_I2C_SCB_TYPE
<pre>Cy_SCB_GetNumInTxFifo (volatile stc_SCB_t const *base)</pre>	Returns the number of data elements currently in the Tx FIFO	*base: USER_I2C_SCB_TYPE




### 12C setting procedure example

Functions	Description	Remarks
Cy_SCB_I2C_MasterSendStart (volatile stc_SCB_t *base, uint32_t address, uint32_t bitRnW, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Generates a start condition and sends a slave address with the Read/Write bit	*base: USER_I2C_SCB_TYPE address: E_I2C_SLAVE_ADDR bitRnW: CY_SCB_I2C_WRITE_XFER timeoutMs: 2000ul *context: g_stc_i2c_context)
Cy_SCB_I2C_MasterWriteByte (volatile stc_SCB_t *base, uint8_t theByte, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Sends one byte to a slave	*base: USER_I2C_SCB_TYPE theByte: g_send_byte timeoutMs: 2000ul *context: g_stc_i2c_context)
Cy_SCB_I2C_MasterSendStop (volatile stc_SCB_t *base, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Generates a Stop condition to complete the current transaction	*base: USER_I2C_SCB_TYPE timeoutMs: 2000ul *context: g_stc_i2c_context)
Cy_SCB_GetNumInRxFifo (volatile stc_SCB_t const *base)	Returns the number of data elements currently in the Rx FIFO	*base: USER_I2C_SCB_TYPE
Cy_SCB_I2C_MasterReadByte (volatile stc_SCB_t *base, guint32_t ackNack, uint8_t *byte, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Reads one byte from a slave and generates an ACK or prepares to generate a NAK	*base: USER_I2C_SCB_TYPE ackNack: CY_SCB_I2C_NAK *byte: g_recv_byte timeoutMs: 2000ul *context: g_stc_i2c_context)

Code Listing 26 demonstrates an example to configure I<sup>2</sup>C master mode in the configuration part.

### Code Listing 26 Example to configure I<sup>2</sup>C master mode in configuration part





### **I2C setting procedure example**

### Code Listing 26 Example to configure I<sup>2</sup>C master mode in configuration part

```
.vtrip
    .slewRate = Oul,
    .driveSel = Oul,
};
/* SCB - I2C Configuration */
static cy_stc_scb_i2c_context_t g_stc_i2c_context;
static const cy_stc_scb_i2c_config_t g_stc_i2c_config =
                        = CY SCB I2C MASTER,
    .i2cMode
                        = true,
   .useRxFifo
   .useTxFifo
                        = true,
   .slaveAddress
                        = E_I2C_SLAVE_ADDR,
    .slaveAddressMask
                       = E_I2C_SLAVE_ADDR,
                      = false,
= false,
    .acceptAddrInFifo
    .ackGeneralAddr
                                                                              Configure the I<sup>2</sup>C parameters
    .enableWakeFromSleep = false
};
static cy_stc_scb_i2c_master_xfer_config_t g_stc_i2c_master_config =
    .slaveAddress = E I2C SLAVE ADDR,
    .buffer = Oul,
.bufferSize = Oul,
    .xferPending = false
};
                                                                                          Create the function to
                                                                                          determine the divider
                                                                                          division ratio
void SetPeripheFracDiv24_5(uint64_t targetFreq, uint64_t sourceFreq, uint8_t divNum)
   uint64 t temp = ((uint64 t)sourceFreq << 5ul);</pre>
   uint32_t divSetting;
                                                                                  Calculate the division ratio
   divSetting = (uint32_t)(temp / targetFreq);
   Set the division ratio
                                   (divSetting & 0x0000001Ful));
void Scb_I2C_Master_LowLevelAPI_Test(void)
    /* I2C Master Byte Write */
    /* Make sure TX FIFO empty */
                                                                               (6-1) Make sure TX FIFO empty
   while (Cy SCB GetNumInTxFifo (USER I2C SCB TYPE) != Oul); -
                                                                               (See Code Listing 31)
    /\star Send START and Receive ACK/NACK \star/
   CY ASSERT(CY SCB I2C MasterSendStart(USER I2C SCB TYPE, E I2C SLAVE ADDR, CY SCB I2C WRITE XFER, 2000ul,
&g_stc_i2c_context) == CY_SCB_I2C_SUCCESS);
                                              (6-2) Send START and Receive ACK/NACK (See Code Listing 32)
    /* Transmit One Byte Data */
static uint8_t g_send_byte = 0xFlul;
CY_ASSERT(Cy_SCB_I2C_MasterWriteByte(USER_I2C_SCB_TYPE, g_send_byte, 2000ul, &g_stc_i2c_context) ==
CY_SCB_I2C_SUCCESS);
                                                        (6-3) Transmit One Byte Data (See Code Listing 33)
    /* Send STOP */
   CY_ASSERT(Cy_SCB_I2C_MasterSendWriteStop(USER_I2C_SCB_TYPE, 2000ul, &g_stc_i2c_context) == CY_SCB_I2C_SUCCESS);
                                                               (6-4) Send STOP (See Code Listing 34)
    /* I2C Master Byte Read */
                                                                               (6-5) Make sure RX FIFO empty
    /* Make sure RX FIFO empty */
   while(Cy_SCB_GetNumInRxFifo(USER_I2C_SCB_TYPE) != Oul); —
                                                                               (See Code Listing 35)
    /* Send START and Receive ACK/NACK */
   CY ASSERT(Cy SCB I2C MasterSendStart(USER I2C SCB TYPE, E I2C SLAVE ADDR, CY SCB I2C READ XFER, 2000ul,
&g_stc_i2c_context) == CY_SCB_I2C_SUCCESS);
                                            (6-6) Send START and Receive ACK/NACK (See Code Listing 32)
    /* Receive One Byte Data */
    static uint8_t g_recv_byte = 0x00ul;
```




### **I2C setting procedure example**

### Code Listing 26 Example to configure I<sup>2</sup>C master mode in configuration part

```
CY_ASSERT(Cy_SCB_I2C_MasterReadByte(USER_I2C_SCB_TYPE, CY_SCB_I2C_NAK, &g_recv_byte, 2000ul, &g_stc_i2c_context) == CY_SCB_I2C_SUCCESS);
                                                                  (6-7) Receive One Byte Data (See Code Listing 36)
    /* Send NACK (and stop) */
    CY ASSERT(Cy SCB I2C MasterSendReadStop(USER I2C SCB TYPE, 2000ul, &g stc i2c context) == CY SCB I2C SUCCESS);
                                                                    (6-8) Send NACK and stop (See Code Listing 34)
                                                                                                 (1) Configure the clock
int main(void)
                                                                                                 Configure the Peripheral
    SystemInit();
                                                                                                 Clock (See Code Listing 4)
    /* Clock Configuration */
    Cy_SysClk_PeriphAssignDivider(USER_I2C_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1);
    SetPeripheFracDiv24_5(E_I2C_INCLK_TARGET_FREQ, E_SOURCE_CLK_FREQ, DIVIDER_NO_1);
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1);
                                                                                                       Configure the divider
                                                                                                       (See Code Listing 2)
                                                                                  Enable the divider (See Code Listing 6)
    /* Port Configuration */
    I2S_port_pin_cfg.driveMode = CY_GPIO_DM_OD_DRIVESLOW;
I2S_port_pin_cfg.hsiom = I2C_SDA_PORT_MUX;
    Cy_GPIO_Pin_Init(I2C_SDA_PORT, I2C_SDA_PORT_PIN, &I2S_port_pin_cfg);
                                                                                          (2) Configure the I<sup>2</sup>C port
    I2S_port_pin_cfg.driveMode = CY_GPIO_DM_OD_DRIVESLOW;
I2S_port_pin_cfg.hsiom = I2O_SCL_PORT_MUX;
    Cy_GPIO_Pin_Init(I2C_SCL_PORT, I2C_SCL_PORT_PIN, &I2S_port_pin_cfg);
                                                         If necessary, stop the I<sup>2</sup>C operation (See Code Listing 27)
                                                                                                  (3) Initialize SCB for I<sup>2</sup>C
    /* Initialize & Enable I2C */
                                                                                                  (See Code Listing 28)
    Cy_SCB_I2C_DeInit(USER I2C SCB TYPE);
    Cy_SCB_I2C_Init(USER_I2C_SCB_TYPE, &g_stc_i2c_config, &g_stc_i2c_context);
Cy_SCB_I2C_SetDataRate(USER_I2C_SCB_TYPE, E_I2C_DATARATE, E_I2C_INCLK_TARGET_FREQ);
    Cy_SCB_I2C_Enable(USER_I2C_SCB_TYPE);
                                                                                                   (4) Set the Bit Rate (See
                                                                                                   Code Listing 29)
    /* I2C Master Mode Test */
    Scb_I2C_Master_LowLevelAPI Test();
                                                                                    (5) Enable I<sup>2</sup>C (See Code Listing 30)
    for(;;);
                                                                                                  (6) I<sup>2</sup>C Communication
```

Code Listing 27 to Code Listing 36 demonstrate example program to configure SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:

### Code Listing 27 Cy\_SCB\_I2C\_DeInit() function



<sup>\*1:</sup> For details, refer to the I/O System sections in the architecture TRM.



### **I2C setting procedure example**

### Code Listing 27 Cy\_SCB\_I2C\_DeInit() function

```
base->unINTR SPI EC MASK.u32Register =
base->unINTR_TX_MASK.u32Register = Oul;
base->unINTR_TX_MASK.u32Register = Oul;
base->unINTR_TX_MASK.u32Register = Oul;
base->unINTR_M_MASK.u32Register = Oul;
                                                                                                        Set the default value to interrupt related Reg
base->unINTR_S_MASK.u32Register
```

### Code Listing 28 Cy\_SCB\_I2C\_Init() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_Init(volatile stc_SCB_t *base, cy_stc_scb_i2c_config_t const *config,
cy_stc_scb_i2c_context_t *context)
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_BAD_PARAM; ~
                                                                                    Check if configuration parameter
    un SCB CTRL t
                            temp_CTRL
                                                = \{0u1\};
    un_SCB_I2C_CTRL_t
                            temp_I2C_CTRL
                                                                                    values are valid
    un_SCB_RX_CTRL_t
                             temp_RX_CTRL
                                                = \{0ul\};
    un_SCB_RX_MATCH_t
                            temp_RX_MATCH
                                                = \{0ul\};
    un_SCB_TX_CTRL_t
                            temp_TX_CTRL
                                                = \{0ul\};
    if ((NULL != base) && (NULL != config) && (NULL != context))
                                                                                                               Init CTRL Reg
         /* Configure the I2C interface */
        temp_CTRL.stcField.u1ADDR_ACCEPT = (config->acceptAddrInFifo ? 1ul : 0ul);
temp_CTRL.stcField.u1EC_AM_MODE = (config->enableWakeFromSleep ? 1ul : 0ul);
temp_CTRL.stcField.u2MEM_WIDTH = 0ul;
                                             = CY_SCB_CTRL_MODE_I2C;
         temp_CTRL.stcField.u2MODE
         base->unCTRL.u32Register
                                             = temp CTRL.u32Register;
        = (config->i2cMode & 0x00000002ul) >> 1ul;
         base->unI2C_CTRL.u32Register
                                                        = temp I2C CTRL.u32Register;
                                                                                                               Init I2C_CTRL
         /* Configure the RX direction */
         temp_RX_CTRL.stcField.u5DATA_WIDTH = CY_SCB_I2C_DATA_WIDTH;
         temp_RX_CTRL.stcField.u1MSB_FIRST = 1ul;
                                                                                                           Init RX_CTRL Reg
         base->unRX CTRL.u32Register
                                               = temp_RX_CTRL.u32Register; -
                                               = (config->useRxFifo ? (CY_SCB_I2C_FIFO_SIZE - 1ul) : Oul);
         base->unRX_FIFO_CTRL.u32Register
         /* Set the default address and mask *
         temp_RX_MATCH.stcField.u8ADDR = ((uint32_t) config->slaveAddress << 1ul);
temp_RX_MATCH.stcField.u8MASK = ((uint32_t) config->slaveAddressMask << 1ul);
                                                                                                        Init RX_MATCH Reg
         base->unRX_MATCH.u32Register = temp_RX_MATCH.u32Register;
         /* Configure the TX direction */
                                                                                                           Init TX_CTRL Reg
         temp TX CTRL.stcField.u5DATA WIDTH = CY SCB I2C DATA WIDTH;
         temp_TX_CTRL.stcField.u1MSB_FIRST = 1ul;
         temp_TX_CTRL.stcField.u1OPEN_DRAIN = 1ul;
                                                                                                             Init TX_FIFO Reg
        base->unTX_CTRL.u32Register
                                               = temp_TX_CTRL.u32Register;
         base=>unTX_FIFO_CTRL.u32Register = (config=>useTxFifo ? CY_SCB_I2C_HALF_FIFO_SIZE : 1ul);
         /* Configure interrupt sources */ -
        base->unINTR_SPI_EC_MASK.u32Register = Oul;
base->unINTR_I2C_EC_MASK.u32Register = Oul;
base->unINTR_RX_MASK.u32Register = Oul;
base->unINTR_TX_MASK.u32Register = Oul;
                                                                                         Init interrupt related Reg
         base->unINTR M MASK.u32Register
        base->unINTR_S_MASK.u32Register
                                                  = ((Oul != (CY_SCB_I2C_SLAVE & config->i2cMode)) ?
CY_SCB_I2C_SLAVE_INTR : Oul);
          * Initialize the context */
        context->useRxFifo = config->useRxFifo;
         context->useTxFifo = config->useTxFifo;
         context->state = CY SCB I2C IDLE;
         /* Master-specific */
         context->masterStatus
         context->masterBufferIdx = Oul;
         /* Slave-specific */
                                       = 0ul;
         context->slaveStatus
```



### 12C setting procedure example

## Code Listing 28 Cy\_SCB\_I2C\_Init() function

```
context->slaveRxBufferIdx
    context->slaveRxBufferSize = Oul;
    context->slaveTxBufferIdx = 0ul;
    context->slaveTxBufferSize = Oul;
    /* Un-register callbacks */
    context->cbEvents = NULL;
context->cbAddr = NULL;
    retStatus = CY SCB I2C SUCCESS;
return (retStatus);
```

### Code Listing 29 Cy\_SCB\_I2C\_SetDataRate() function

```
uint32_t Cy_SCB_I2C_SetDataRate(volatile stc_SCB_t *base, uint32_t dataRateHz, uint32_t scbClockHz)
    uint32 t actualDataRate = Oul;
    if ((base->unI2C_CTRL.stcField.u1SLAVE_MODE == 1ul) && (base->unI2C_CTRL.stcField.u1MASTER_MODE == 0ul))
        actualDataRate = Cy_SCB_I2C_GetDataRate(base, scbClockHz);
         /* Use an analog filter for the slave */
        base->unRX_CTRL.stcField.u1MEDIAN = Oul;
        base->unI2C_CFG.u32Register
                                              = CY_SCB_I2C_ENABLE_ANALOG_FITLER;
    else
        if ((scbClockHz > 0u) && (dataRateHz > 0u))
             uint32_t sclLow;
             uint32_t sclHigh;
uint32_t lowPhase;
uint32_t highPhase;
             /* Convert scb clock and data rate in kHz */
             uint32_t scbClockHz = scbClockHz / 1000ul;
uint32_t dataRateKHz = dataRateHz / 1000ul;
             /* Get period of the scb clock in ns */
             uint32 t period = 1000000000ul / scbClockHz;
             /\!\!^* Get duration of SCL low and high for the selected data rate ^*/\!\!
             if (dataRateHz <= CY_SCB_I2C_STD_DATA_RATE)</pre>
                  scllow = CY SCB I2C MASTER STD SCL LOW;
                  sclHigh = CY_SCB_I2C_MASTER_STD_SCL_HIGH;
             else if (dataRateHz <= CY_SCB_I2C_FST_DATA_RATE)</pre>
                  scllow = CY SCB I2C MASTER FST SCL LOW;
                  sclHigh = CY SCB I2C MASTER FST SCL HIGH;
                 sclLow = CY_SCB_I2C_MASTER_FSTP_SCL_LOW;
sclHigh = CY_SCB_I2C_MASTER_FSTP_SCL_HIGH;
             /* Get low phase minimum value in scb clocks */
             lowPhase = sclLow / period;
while (((period * lowPhase) < sclLow) && (lowPhase < CY_SCB_I2C_LOW_PHASE_MAX))</pre>
                  ++lowPhase;
             /* Get high phase minimum value in scb clocks */
             highPhase = sclHigh / period;
while (((period * highPhase) < sclHigh) && (highPhase < CY_SCB_I2C_HIGH_PHASE_MAX))
                  ++highPhase;
             /* Get actual data rate */
             actualDataRate = scbClockKHz / (lowPhase + highPhase);
```



12C setting procedure example

### Code Listing 29 Cy\_SCB\_I2C\_SetDataRate() function

```
uint32_t idx = 0ul;
        while ((actualDataRate > dataRateKHz) &&
                ((lowPhase + highPhase) < CY SCB I2C DUTY CYCLE MAX))
             /st Increase low and high phase to reach desired data rate st/
            if (Oul != (idx & Ox1ul))
                if (highPhase < CY_SCB_I2C_HIGH_PHASE_MAX)</pre>
                     highPhase++;
            else
                if (lowPhase < CY_SCB_I2C_LOW_PHASE_MAX)</pre>
                     lowPhase++;
            }
            /* Update actual data rate */
            actualDataRate = scbClockKHz / (lowPhase + highPhase);
        /* Set filter configuration based on actual data rate */
        if (actualDataRate > CY_SCB_I2C_FST_DATA_RATE)
                                                                                Decide to use the Median filter
             /* Use a digital filter */
            base->unRX CTRL.stcField.u1MEDIAN = 1ul;
            base->unI2C CFG.u32Register
                                                = CY_SCB_I2C_DISABLE_ANALOG_FITLER;
        else
            /* Use an analog filter */
            base->unRX_CTRL.stcField.u1MEDIAN = Oul;
base->unI2C_CFG.u32Register = CY_S
                                               = CY SCB I2C ENABLE ANALOG FITLER;
        /* Set phase low and high */
        {\tt Cy\_SCB\_I2C\_MasterSetLowPhaseDutyCycle~(base, lowPhase);}
        Cy SCB I2C MasterSetHighPhaseDutyCycle(base, highPhase);
        /* Convert actual data rate in Hz */
        actualDataRate = scbClockHz / (lowPhase + highPhase);
                                  Calculate the I<sup>2</sup>C Bit Rate
return (actualDataRate);
                                  An example is shown below:
                                                  = Input Clock [Hz] / (High_phase_ovs + Low_phase_ovs)
                                  Bit rate
                                                  = PCLK(2MHz) / ((9+1) + (9+1)) = 100 [kbps]
```

### Code Listing 30 Cy\_SCB\_I2C\_Enable() function

```
STATIC INLINE void Cy SCB I2C Enable(volatile stc SCB t *base)
 base->unCTRL.stcField.u1ENABLED = 1ul; -
                                                                              Set the enable bit to "1"
```

## Code Listing 31 Cy\_SCB\_GetNumInTxFifo() function

```
_STATIC_INLINE uint32_t Cy_SCB_GetNumInTxFifo(volatile stc_SCB_t const *base)
  return (base->unTX_FIFO_STATUS.stcField.u9USED); -
                                                                             Make sure TX FIFO empty
```



**I2C setting procedure example** 

## Code Listing 32 Cy\_SCB\_I2C\_MasterSendStart() function

```
cy_en_scb_i2c_status_t    Cy_SCB_I2C_MasterSendStart(volatile stc_SCB_t *base, uint32_t address,
                                        uint32_t bitRnW, uint32_t timeoutMs,
                                        cy_stc_scb_i2c_context_t *context)
    cy en scb i2c status t retStatus = CY SCB I2C MASTER NOT READY;
    un_SCB_I2C_M_CMD_t temp_I2C_M_CMD;
    /\!\!\!\!\!^* Disable the I2C slave interrupt sources to protect the state ^*/\!\!\!\!
    Cy_SCB_SetSlaveInterruptMask(base, CY_SCB_CLEAR_ALL_INTR_SRC);
    if (CY_SCB_I2C_IDLE == context->state)
        uint32_t locStatus;
        /* Convert the timeout to microseconds */
                                                                                    Start the timer for status check
        uint32 t timeout = (timeoutMs * 1000ul);
        /* Set the read or write direction */
context->state = CY_SCB_I2C_MASTER_ADDR;
context->masterRdDir = (CY_SCB_I2C_READ_XFER == bitRnW);
                                                                                    Clear the status
         ^{\prime \star} Clean up the hardware before a transfer. Note RX FIFO is empty at here ^{\star \prime}
        Cy_SCB_ClearMasterInterrupt(base, CY_SCB_IZC_MASTER_INTR_ALL);
Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_NOT_EMPTY);
        Cy_SCB_ClearTxFifo(base);
                                                                                    Send the address to slave
         /st Generate a Start and send address byte st/
        \label{eq:cy_SCB_I2C_ADDRESS, address) | bitRnW));} \\ \text{Cy_SCB\_I2C\_ADDRESS, address)} \ | \ bitRnW)); \\
        base->unI2C M CMD.u32Register
                                                        = temp_I2C_M_CMD.u32Register;
        /* Wait for a completion event from the master or slave */ \longrightarrow
                                                                                    Check the status
        do
             locStatus = ((CY_SCB_I2C_MASTER_TX_BYTE_DONE & Cy_SCB_GetMasterInterruptStatus(base)) |
                            (CY_SCB_I2C_SLAVE_ADDR_DONE & Cy_SCB_GetSlaveInterruptStatus(base)));
             locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        retStatus = HandleStatus(base, locStatus, context);
    /* Enable I2C slave interrupt sources */
    Cy SCB SetSlaveInterruptMask(base, CY SCB I2C SLAVE INTR);
    return (retStatus);
```

### Code Listing 33 Cy\_SCB\_I2C\_MasterWriteByte() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWriteByte(volatile stc_SCB_t *base, uint8_t theByte,
                                     uint32_t timeoutMs,
                                     cy_stc_scb_i2c_context t *context)
   cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
   if (CY_SCB_I2C_MASTER_TX == context->state)
       uint32 t locStatus;
                                                                              Start the timer for status check
        /* Convert the timeout to microseconds */
       uint32_t timeout = (timeoutMs * 1000ul);
        /* Send the data byte */
                                                                             Transmit One Byte Data
       Cy SCB WriteTxFifo(base, (uint32 t) theByte); -
        ^{\prime \star} Wait for a completion event from the master or slave ^{\star \prime} -
                                                                             Check the status
        do
            locStatus = (CY SCB I2C_MASTER_TX_BYTE_DONE & CY_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
```



**I2C setting procedure example** 

## Code Listing 33 Cy\_SCB\_I2C\_MasterWriteByte() function

```
* Convert the status from register plus timeout to the API status */
    retStatus = HandleStatus(base, locStatus, context);
return (retStatus);
```

### Code Listing 34 Cy\_SCB\_I2C\_MasterSendStop() function

```
cy_en_scb_i2c_status_t    Cy_SCB_I2C_MasterSendStop(volatile stc_SCB_t *base,uint32_t timeoutMs,
                                  cy stc scb i2c context t *context)
   cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
un_SCB_I2C_M_CMD_t temp_I2C_M_CMD;
    if (Oul != (CY_SCB_I2C_MASTER_ACTIVE & context->state))
        uint32 t locStatus;
        /* Convert the timeout to microseconds */
        uint32_t timeout = (timeoutMs * 1000ul);
        /st Generate a stop (for Write direction) and NACK plus stop for the Read direction st/
        temp_I2C_M_CMD.u32Register = Oul;
temp_I2C_M_CMD.stcField.u1M_STOP = 1ul;
temp_I2C_M_CMD.stcField.u1M_NACK = 1ul;
        base->unI2C_M_CMD.u32Register
                                           = temp_I2C_M_CMD.u32Register;
        /\!\!\!\!\!^\star Wait for a completion event from the master or slave ^*/\!\!\!\!
        do
locStatus = (CY SCB I2C MASTER STOP DONE & CY SCB GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /st Convert the status from register plus timeout to the API status st/
        retStatus = HandleStatus(base, locStatus, context);
    return (retStatus);
                                                                                Cy_SCB_I2C_MasterSendWriteStop
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendWriteStop(volatile stc_SCB_t *base,uint32_t timeoutMs,
                                 cy_stc_scb_i2c_context_t *context)
    cy en scb i2c status t retStatus = CY SCB I2C MASTER NOT READY;
    if (Oul != (CY_SCB_I2C_MASTER_ACTIVE & context->state))
        uint32 t locStatus;
        /* Convert the timeout to microseconds */
                                                                                     Start the timer for status check
        uint32_t timeout = (timeoutMs * 1000ul);
        /* Generate a stop for Write direction */
        base->unI2C M CMD.stcField.u1M STOP = 1ul;
                                                                                     Send to stop to slave device
        /* Wait for a completion event from the master or slave */ -
                                                                                     Check the status
            locStatus = (CY_SCB_I2C_MASTER_STOP_DONE & CY_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /st Convert the status from register plus timeout to the API status st/
        retStatus = HandleStatus(base, locStatus, context);
    return (retStatus);
                                                                               Cy_SCB_I2C_MasterSendReadStop
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendReadStop(volatile stc_SCB_t *base,uint32_t timeoutMs,
                                 cy_stc_scb_i2c_context_t *context)
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
    if (Oul != (CY SCB I2C MASTER ACTIVE & context->state))
```



### **I2C setting procedure example**

### Code Listing 34 Cy\_SCB\_I2C\_MasterSendStop() function

```
uint32_t locStatus;
    /* Convert the timeout to microseconds */
                                                                             Start the timer for status check
   uint32_t timeout = (timeoutMs * 1000ul);
    /st Generate a NACK plus for the Read direction st/
   base->unI2C_M_CMD.stcField.u1M_NACK = 1ul;
    /* Wait for a completion event from the master or slave */ \_
                                                                             Check the status
        locStatus = (CY_SCB_I2C_MASTER_STOP_DONE & CY_SCB_GetMasterInterruptStatus(base));
       locStatus |= WaitOneUnit(&timeout);
   } while (Oul == locStatus);
    /st Convert the status from register plus timeout to the API status st/
   retStatus = HandleStatus(base, locStatus, context);
return (retStatus);
```

### Code Listing 35 Cy\_SCB\_GetNumInRxFifo() function

```
_STATIC_INLINE uint32_t Cy_SCB_GetNumInRxFifo(volatile stc_SCB_t const *base)
  return (base->unRX_FIFO_STATUS.stcField.u9USED); -
                                                                             Make sure RX FIFO empty
```

## Code Listing 36 Cy\_SCB\_I2C\_MasterReadByte() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterReadByte(volatile stc_SCB_t *base, uint32_t ackNack,
                                    uint8_t *byte, uint32_t timeoutMs,
                                    cy_stc_scb_i2c_context_t *context)
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
un_SCB_I2C_M_CMD_t temp_I2C_M_CMD;
    if (CY_SCB_I2C_MASTER_RX0 == context->state)
                                                                                            Start the timer for status check
        bool rxEmpty;
        uint32 t locStatus;
         /* Convert the timeout to microseconds */
         uint32 t timeout = (timeoutMs * 1000ul);
                                                                                            Check the status
         /* Wait for ACK/NAK transmission and data byte reception */ \sim
        do
             locStatus = (CY_SCB_I2C_MASTER_RX_BYTE_DONE & CY_SCB_GetMasterInterruptStatus(base));
rxEmpty = (Oul == (CY_SCB_RX_INTR_NOT_EMPTY & Cy_SCB_GetRxInterruptStatus(base)));
             locStatus |= WaitOneUnit(&timeout);
         } while ((rxEmpty) && (Oul == locStatus));
         /* The Read byte if available */
         if (!rxEmpty)
             /* Get the received data byte */
                                                                                            Read the data
             *byte = (uint8_t) Cy_SCB_ReadRxFifo(base); -
             Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_NOT_EMPTY | CY_SCB_RX_INTR_LEVEL);
         /st Convert the status from register plus timeout to the API status st/
        retStatus = HandleStatus(base, locStatus, context);
         if (CY SCB I2C SUCCESS == retStatus)
             /* Generate ACK or wait for NAK generation */ if (CY_SCB_I2C_ACK == ackNack)  
                  temp_I2C_M_CMD.u32Register
```



**I2C setting procedure example** 

### Code Listing 36 Cy\_SCB\_I2C\_MasterReadByte() function

```
temp_I2C_M_CMD.stcField.u1M_ACK = 1ul;
                                           = temp_I2C_M_CMD.u32Register;
           base->unI2C_M_CMD.u32Register
return (retStatus);
```


### **5.2** Slave mode

This example sets I<sup>2</sup>C Slave mode where the Master transmits the write or read data to the Slave SCB. If the Slave receives the data, an interrupt occurs, and the Slave decides whether it should perform the read or write procedure.

#### 5.2.1 Use case

- SCB mode = I<sup>2</sup>C Slave mode
- SCB channel = 0
- PCLK = 2 MHz
- Bit rate = 100 kbps
- 7-bit Slave address = 0x8
- Tx/Rx FIFO = Used
- MSb first
- Data width = 8 bits
- Analog filter is enabled and digital filter = Disabled
- Enabled interrupts:
  - I<sup>2</sup>C\_ARB\_LOST (I<sup>2</sup>C Slave arbitration lost)
  - I<sup>2</sup>C\_STOP (I<sup>2</sup>C STOP event detected)
  - I<sup>2</sup>C\_ADDR\_MATCH (I<sup>2</sup>C Slave address matching)
  - I<sup>2</sup>C\_GENERAL (I<sup>2</sup>C Slave general call address received)
  - I<sup>2</sup>C\_BUS\_ERROR ((I<sup>2</sup>C Slave bus error detected)
- Used ports
  - SCL : SCB0\_SCL (P1.0) SDA : SCB0\_SDA (P1.1)

Figure 10 shows the example of the connection between the Slave SCB and another I<sup>2</sup>C Master device.



Example of I<sup>2</sup>C (Slave mode) communication connection Figure 10



## 12C setting procedure example

Note: (\*1) For  $V_{DDIO}$  value, see the datasheet (see **Related documents**).

In I<sup>2</sup>C Slave mode, SCL and SDA signals are connected to another I<sup>2</sup>C Master device. The Master device outputs the clock (SCL) to the Slave device. The data (SDA) signal is bidirectional. Both SCL and SDA are pulled up to  $V_{\text{DDIO}}$  via a resistor.

Figure 11 shows the setting procedure and operation example for I<sup>2</sup>C Slave mode.




Figure 11 I<sup>2</sup>C slave mode operation

- (1) Configure the clock.
- (2) Configure the I2C port.
- (3) Initialize the SCB for I2C.
- (4) Set the bit rate.
- (5) Configures the buffer pointer and size of the write buffer.



## **I2C setting procedure example**

- (6) Configures the buffer pointer and the read buffer size.
- (7) Enable I2C.
- (8) Check the status.
  - (8-1) Read CMPLT event: Configure the buffer pointer and the read buffer size
  - (8-2) Write CMPLT event: Configure the buffer pointer and size of the write buffer

### **Configuration and example** 5.2.2

**Table 10** lists the parameters of the configuration part in the SDL for I<sup>2</sup>C slave mode.

Table 10 List of I<sup>2</sup>C slave mode configuration parameters

Parameters	Description	Setting value
E_SOURCE_CLK_FREQ	Input divider clock frequency	8000000ul (80MHz)
E_I2C_INCLK_TARGET_FREQ	Peripheral clock frequency	2000000ul (2MHz)
E_I2C_DATARATE	I <sup>2</sup> C baud rate	100000ul
USER_I2C_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
DIVIDER_NO_1	Divider number	1ul
E_I2C_SLAVE_ADDR	Slave device addres	8ul
E_I2C_SLAVE_TXRX_BUF_SIZE	TXRX buffer size	32ul
E_I2C_SLAVE_USER_BUF_SIZE	User buffer size	32ul
USER_I2C_SCB_TYPE	SCB channel number	SCB0
I2C_SDA_PORT	I/O port number	GPIO_PRT1
I2C_SDA_PORT_PIN	I/O pin number	1ul
I2C_SDA_PORT_MUX	Peripheral connection	P1_1_SCB0_I2C_SDA (14ul)
I2C_SCL_PORT	I/O port number	GPIO_PRT1
I2C_SCL_PORT_PIN	I/O pin number	Oul
I2C_SCL_PORT_MUX	Peripheral connection	P1_0_SCB0_I2C_SCL (14ul)
g_stc_i2c_config.i2cMode	I2C Master/Slave mode	CY_SCB_I2C_SLAVE (1ul)
g_stc_i2c_config.useRxFifo	Receiver FIFO control	true
g_stc_i2c_config.useTxFifo	Transmitter FIFO control	true
g_stc_i2c_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)
g_stc_i2c_config.slaveAddressMask	Slave device address mask	0x7Ful
g_stc_i2c_config.acceptAddrInFifo	Received matching address	false
g_stc_i2c_config.ackGeneralAddr	Received general call slave address	true
g_stc_i2c_config.enableWakeFromSleep	Clocking for the address matching	false
I2S_port_pin_cfg.outVal	Pin output state	Oul
I2S_port_pin_cfg.driveMode	GPIO drive mode	Oul
I2S_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)
I2S_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul



## 12C setting procedure example

Parameters	Description	Setting value
I2S_port_pin_cfg.intMask	Masks edge interrupt	Oul
I2S_port_pin_cfg.vtrip	Input buffer mode	Oul
I2S_port_pin_cfg.slewRate	Slew rate	Oul
I2S_port_pin_cfg.driveSel	GPIO drive strength	Oul
USER_I2C_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn
irq_cfg.sysIntSrc	System interrupt index number	USER_I2C_SCB_IRQN (IDX: 17)
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn
irq_cfgisEnabled	CPU interrupt enable	true (enable)


**Table 11** lists the I<sup>2</sup>C parameters of the driver part in the SDL.

Table 11 **List of functions** 

Functions	Description	Remarks
Cy_SCB_I2C_SlaveConfigWriteBuf (volatile stc_SCB_t const *base, uint8_t *wrBuf, uint32_t size, cy_stc_scb_i2c_context_t *context)	Configures the buffer pointer and size of the write buffer	*base: USER_I2C_SCB_TYPE  *wrBuf: g_i2c_rx_buf[0]  size: E_I2C_SLAVE_TXRX_BUF_SIZE  *context: g_stc_i2c_context)
<pre>Cy_SCB_I2C_RegisterEventCallback (volatile stc_SCB_t const *base, scb_i2c_handle_events_t callback, cy_stc_scb_i2c_context_t *context)</pre>	Registers a callback function that notifies	*base: USER_I2C_SCB_TYPE callback: Scb_I2C_Slave_Event *context: g_stc_i2c_context
Cy_SCB_I2C_SlaveConfigReadBuf (volatile stc_SCB_t const *base, uint8_t *rdBuf, uint32_t size, cy_stc_scb_i2c_context_t *context)	Configures the buffer pointer and the read buffer size	*base: USER_I2C_SCB_TYPE  *rdBuf: g_i2c_rx_buf[0]  size: E_I2C_SLAVE_TXRX_BUF_SIZE  *context: g_stc_i2c_context)

**Code Listing 37** demonstrates an example to configure I2C master mode in the configuration part.

## Code Listing 37 Example to configure I<sup>2</sup>C slave mode in configuration part





### **I2C setting procedure example**

### Code Listing 37 Example to configure I<sup>2</sup>C slave mode in configuration part

```
/* Select Frequency */
#define E_SOURCE_CLK_FREQ
                               (80000000ul)
                                                                                   Define the clock parameters
#define E_I2C_INCLK_TARGET_FREQ (2000000ul)
#define E I2C DATARATE
                                  (100000ul)
#define E_I2C_SLAVE_ADDR 8ul
#define E_I2C_SLAVE_TXRX_BUF_SIZE 32ul
#define E_I2C_SLAVE_USER_BUF_SIZE 32ul // should be 2^n
                                                                                   Configure the port parameters
static cy_stc_gpio_pin_config_t I2S_port_pin_cfg = -
    .outVal
               = 0ul,
                                  /* Will be updated in runtime */
    .driveMode = Oul,
              = HSIOM_SEL_GPIO, /* Will be updated in runtime */
    .hsiom
    .intEdge
              = 0ul,
              = Oul,
    .intMask
              = 0ul,
    .vtrip
    .slewRate = Oul,
    .driveSel = Oul,
};
/* SCB - I2C Configuration */
static cy_stc_scb_i2c_context_t
                                   g_stc_i2c_context;
static cy_stc_scb_i2c_config_t
                                    g_stc_i2c_config
                                                                                   Configure the I<sup>2</sup>C parameters
    .i2cMode
                         = CY_SCB_I2C_SLAVE,
    .useRxFifo
                         = true,
                         = true,
    .useTxFifo
    .slaveAddress
                         = E I2C SLAVE ADDR,
    .slaveAddressMask
                        = 0 \overline{x} 7 Fu \overline{1},
                        = false,
= true,
    .acceptAddrInFifo
    .ackGeneralAddr
                                                                                   Configure the I<sup>2</sup>C parameters
    .enableWakeFromSleep = false
};
/* Local Variables */
static uint8_t g_i2c_tx_buf[E_I2C_SLAVE_TXRX_BUF_SIZE] =
    0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x50,
    0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x60,
    0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x70,
    0x71, 0x72
                        g_i2c_rx_buf[E_I2C_SLAVE_TXRX_BUF_SIZE];
static uint8 t
static volatile uint8_t g_i2c_user_buf[E_I2C_SLAVE_USER_BUF_SIZE] = {Oul}; static uint8_t g_i2c_user_buf_index = Oul;
void SetPeripheFracDiv24_5(uint64_t targetFreq, uint64_t sourceFreq, uint8_t divNum)
    uint64 t temp = ((uint64 t)sourceFreq << 5ul);</pre>
    uint32_t divSetting;
    divSetting = (uint32_t)(temp / targetFreq);
    (divSetting & 0x0000001Ful));
void Scb_I2C_Slave_Event(uint32_t locEvents)
    uint32_t recv_size;
                                                                        (8) Check the status
    switch (locEvents)
    case CY_SCB_I2C_SLAVE_READ_EVENT:
       break;
    case CY SCB I2C SLAVE WRITE EVENT:
                                                                        (8-1) Read CMPLT Event
        break;
    case CY_SCB_I2C_SLAVE_RD_IN_FIFO_EVENT:
    case CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT:
                                                                        Configures the buffer pointer and the read
        break;
    case CY SCB I2C SLAVE RD CMPLT EVENT:
                                                                        buffer size (See Code Listing 40)
        /* Clear Read Buffer (use same buffer) */
        Cy_SCB_I2C_SlaveConfigReadBuf(USER_I2C_SCB_TYPE, &g_i2c_tx_buf[0], E_I2C_SLAVE_TXRX_BUF_SIZE,
&g stc i2c context);
        break;
                                                                        (8-2) Write CMPLT Event
    case CY SCB I2C SLAVE WR CMPLT EVENT: -
        /* Copy Received Data to User Buffer(g i2c user buf[32])
        recv_size = Cy_SCB_I2C_SlaveGetWriteTransferCount(USER_I2C_SCB_TYPE, &g_stc_i2c_context); for(uint32_t i = Oul; i < recv_size; i++)
            g_i2c_user_buf[g_i2c_user_buf_index] = g_i2c_rx_buf[i];
```



**I2C setting procedure example** 

### Code Listing 37 Example to configure I<sup>2</sup>C slave mode in configuration part

```
g i2c user buf index = (g i2c user buf index + 1ul) & (E I2C SLAVE USER BUF SIZE - 1ul);
Cy_SCB_I2C_SlaveConfigWriteBuf(USER_I2C_SCB_TYPE, &g_i2c_rx_buf[0], E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context);
                 break;
                                                                                                                                                              Configures the buffer pointer and size of
         case CY SCB I2C SLAVE ERR EVENT:
                                                                                                                                                             the write buffer (See Code Listing 38)
                 break;
        default:
                 break;
int main(void)
                                                                                                                                                                                                           (1) Configure the clock
        SystemInit();
                                                                                                                                                                                                        Configure the Peripheral
         /* Clock Configuration */
                                                                                                                                                                                                       Clock (See Code Listing 4)
        Cy_SysClk_PeriphAssignDivider(USER_I2C_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1);
SetPeripheFracDiv24_5 (E_I2C_INCLK_TARGET_FREQ, E_SOURCE_CLK_FREQ, DIVIDER_NO_1);
Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1);
                                                                                                                                                                                                                    Configure the divider
                                                                                                                                                                                                                    (See Code Listing 2)
                                                                                                                                                                       Enable the divider (See Code Listing 5)
         /* Port Configuration */
        I2S port_pin_cfg.driveMode = CY_GPIO_DM_OD_DRIVESLOW;
I2S_port_pin_cfg.hsiom = I2O_SDA_PORT_MUX;
         Cy_GPIO_Pin_Init(I2C_SDA_PORT, I2C_SDA_PORT_PIN, &I2S_port_pin_cfg);
                                                                                                                                                                                        (2) Configure the I<sup>2</sup>C port
        I2S_port_pin_cfg.driveMode = CY_GPIO_DM_OD_DRIVESLOW;
I2S_port_pin_cfg.hsiom = I2O_SCL_PORT_MUX;
         Cy_GPIO_Pin_Init(I2C_SCL_PORT, I2C_SCL_PORT_PIN, &I2S_port_pin_cfg);
                                                                                                                           If necessary, stop the I<sup>2</sup>C operation (See Code Listing 27)
         /* Initialize & Enable I2C */
                                                                                                                                                     (3) Initialize SCB for I<sup>2</sup>C (See Code Listing 28)
         Cy_SCB_I2C_DeInit(USER_I2C_SCB_TYPE);
         Cy SCB I2C Init (USER I2C SCB TYPE, &g stc i2c config, &g stc i2c context);
                                                                                                                                                                                                                  (4) Set the Bit Rate
        Cy SCB I2C SetDataRate (USER I2C SCB TYPE, E I2C DATARATE, E I2C INCLK TARGET FREQ);
                                                                                                                                                                                                                 (See Code Listing 29)
         Cy_SCB_I2C_SlaveConfigWriteBuf(USER_I2C_SCB_TYPE, &g_i2c_rx_buf[0], E_I2C_SLAVE_TXRX_BUF_SIZE,
&g_stc_i2c_context);
                                                                                                                                                                 (5) Configures the buffer pointer and size
                                                                                                                                                                 of the write buffer (See Code Listing 38)
         Cy_SCB_I2C_SlaveConfigReadBuf(USER_I2C_SCB_TYPE, &g_i2c_tx_buf[0], E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context);
                                                                                                                                                                  (6) Configures the buffer pointer and the
                                                                                                                                                                 read buffer size (See Code Listing 40)
        {\tt Cy\_SCB\_I2C\_RegisterEventCallback} \\ ({\tt USER\_I2C\_SCB\_TYPE, (scb\_i2c\_handle\_events\_t)Scb\_I2C\_Slave\_Event, (scb\_i2c\_handle\_events\_t)Scb\_I2C\_Slave\_Event, \\ ({\tt Scb\_i2c\_handle\_events\_t)Scb\_I2C\_Slave\_Event, \\ ({\tt Scb\_i2c\_handle\_events\_t)Scb
&g_stc_i2c_context);
                                                                                                                                                                             Jump the (8) (See Code Listing 39)
         Cy SCB I2C Enable (USER I2C SCB TYPE); -
         for(;;);
                                                                                                                                                                               (7) Enable I<sup>2</sup>C (See Code Listing 30)
```

Code Listing 38 to Code Listing 40 demonstrate example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:

<sup>\*1:</sup> For details, see the I/O System sections in the architecture TRM.



### 12C setting procedure example

### Code Listing 38 CY\_SCB\_I2C\_SlaveConfigWriteBuf() function

```
void Cy_SCB_I2C_SlaveConfigWriteBuf(volatile stc_SCB_t const *base, uint8_t *wrBuf, uint32_t size,
                                cy_stc_scb_i2c_context_t *context)
   /* Suppress a compiler warning about unused variables */
                                                                                Write the data to buffer
   CY ASSERT( ((NULL == wrBuf) && (Ou == size)) || (NULL != wrBuf) );
   context->slaveRxBuffer
                             = wrBuf;
   context->slaveRxBufferSize = size;
   context->slaveRxBufferIdx = 0ul;
```

### Code Listing 39 Cy\_SCB\_I2C\_RegisterEventCallback() function

```
_STATIC_INLINE void Cy_SCB_I2C_RegisterEventCallback(volatile stc_SCB_t const *base,
          scb_i2c_handle_events_t callback, cy_stc_scb_i2c_context_t *context)
  /* Suppress a compiler warning about unused variables */
  (void) base;
                                                                  Function (Scb_I2C_Slave_Event) callback
  context->cbEvents = callback; __
```

### Code Listing 40 Cy\_SCB\_I2C\_SlaveConfigReadBuf() function

```
void Cy_SCB_I2C_SlaveConfigReadBuf(volatile stc_SCB_t const *base, uint8_t *rdBuf, uint32_t size,
                                cy_stc_scb_i2c_context_t *context)
   /* Suppress a compiler warning about unused variables */
   (void) base;
   CY_ASSERT( ((NULL == rdBuf) && (Ou == size)) || (NULL != rdBuf) ); \searrow
                                                                                  Read the data from buffer
   context->slaveTxBuffer
                              = rdBuf;
   context->slaveTxBufferSize = size;
   context->slaveTxBufferIdx = 0ul;
   context->slaveTxBufferCnt = 0ul;
```



Glossary

### **Glossary** 6

### Table 12 Glossary

Terms	Description	
CMD_RESP mode	CMD_RESP (command response) mode is similar to EZ mode.	
	The major difference is whether a CPU sets the Slave's base address or a Master device sets it.	
DMA	Direct memory access	
EZ mode	EZ (easy) mode is the Infineon original communication protocol which is prepared to simplify the Write/Read access between the device in SPI and I <sup>2</sup> C. During DeepSleep mode, it can communicate with the Master device without CPU intervention.	
FIFO	First in First Out	
l <sup>2</sup> C	Inter-Integrated Circuit	
	I <sup>2</sup> C bus is a serial synchronous communication bus corresponding to the multi-Master and the multi-Slave. It is used for low-speed communication between MCUs and peripheral devices. I <sup>2</sup> C bus is used with two lines of clock (SCK) and data (SDA), and usually pulled-up by resistance.	
IrDA	IrDA is a kind of the standards of the optical radio data communication by infrared rays.	
LIN	Local Interconnect Network  LIN is a serial communication network for automotive. It is used for the data communication between a control unit and various sensors/actuators. LIN takes lower cost than CAN.	
Smart card	Smart card is a card which integrated a circuit to record data and to operate it.	
SPI	Serial peripheral interface SPI is a synchronous serial communication interface specification used for short distance communication with peripheral devices.	
UART	Universal asynchronous receiver-transmitter  UART is a receiver-transmitter circuit to convert a serial signal into a parallel signal, and to convert the opposite direction. It is used for low-speed communication between MCU and an external equipment.	



### **Related documents**

### 7 **Related documents**

The following are the TRAVEO™ T2G family series datasheets and technical reference manuals. Contact **Technical Support** to obtain these documents.

- Device datasheet
  - CYT2B7 datasheet 32-Bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
  - CYT2B9 datasheet 32-Bit Arm® Cortex®-M4F microcontroller TRAVEO™ T2G family
  - CYT4BF datasheet 32-Bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
  - CYT4DN datasheet 32-Bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-24601)
  - CYT3BB/4BB datasheet 32-Bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family
  - CYT3DL datasheet 32-Bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family (Doc No. 002-27763)
- Body controller entry family
  - TRAVEO™ T2G automotive body controller entry family architecture technical reference manual
  - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for
  - TRAVEO™ T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B9
- Body controller high family
  - TRAVEO™ T2G automotive body controller high family architecture technical reference manual (TRM)
  - TRAVEO™ T2G automotive body controller high family architecture technical reference manual (TRM) for CYT4BF
  - TRAVEO™ T2G automotive body controller high registers technical reference manual (TRM) for CYT3BB/4BB
- Cluster 2D family
  - TRAVEO™ T2G automotive cluster 2D family architecture technical reference manual (TRM) (Doc No. 002-25800)
  - TRAVEO™ T2G automotive cluster 2D registers technical reference manual (TRM) for CYT4DN (Doc No. 002-25923)
  - TRAVEO™ T2G automotive cluster 2D registers technical reference manual (TRM) for CYT3DL (Doc No. 002-29854)



Other references

### Other references 8

Infineon provides the sample driver library (SDL) including startup code as sample software to access various peripherals. SDL also serves as a reference to customers for drivers that are not covered by the official AUTOSAR products. The SDL cannot be used for production purposes because it does not qualify to any automotive standards. The code snippets in this application note are part of the SDL. Contact Technical **Support** to obtain the SDL.



**Revision history** 

# **Revision history**

Document version	Date of release	Description of changes
**	2019-07-09	New application note.
*A	2019-11-22	Updated Associated Part Family as "TRAVEO™ T2G Family CYT2B/CYT4B/CYT4D Series".
		Added target part numbers "CYT4D Series" related information in all instances across the document.
*B	2020-03-02	Updated Associated Part Family as "TRAVEO™ T2G Family CYT2/CYT3/CYT4 Series".
		Changed target part numbers from "CYT2B/CYT4B/CYT4D Series" to "CYT2/CYT4 Series" in all instances across the document.
		Added target part numbers "CYT3 Series" in all instances across the document.
*C	2021-06-08	Updated to Infineon template.
		Completing Sunset Review.
*D	2022-03-08	Updated code examples using SDL

### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-03-08 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Go to www.cypress.com/support

Document reference 002-25401 Rev. \*D

### IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.