



IS332 USN 1 M S

M S RAMAIAH INSTITUTE OF TECHNOLOGY

(AUTONOMOUS INSTITUTE, AFFILIATED TO VTU) **BANGALORE - 560 054**

SEMESTER END EXAMINATIONS -JANUARY 2016

: B.E.- Information Science & Engg. Semester Course & Branch

Computer Organization and Max. Marks Subject

Architecture

Duration **Subject Code** : IS332

Instructions to the Candidates:

Answer one full question from each unit.

UNIT - I

- Design a BCD to Excess 3 code converter and write the circuit CO1 (10)diagram.
 - Design a four bit adder with carry lookahead generator. CO1 (10)b)
- Derive the condition for correction? logic and design a BCD adder CO1 (10)2 a) rephrase.
 - What are the limitations of a plain encoder? Design a four input priority CO1 (10)b) encoder using gates.

UNIT - II

- Explain the working of SR latch with controlled input and D latch. CO2 (10) 3. a) CO2 (10)
 - Explain the working of: b)
 - i. Master Slave D flip-flop
 - ii. D-type positive edge triggered flip-flop.
- With a neat circuit diagram, explain the working of a 4-bit register with CO2 4. a) a parallel load.
 - CO2 (10)Design an n-bit serial adder using shift registers. b)

UNIT - III

What are the limitations of measures like MIPS and MFLOPS? What are CO3 (10)5. a) the desirable characteristics of a benchmark suite? Find the MIPS rate for the following program trace: Processor speed is 400 MHz

| Instruction Type | CPI | Instruction Mix | |
|------------------------------|-----|-----------------|--|
| Arithmetic and Logic | 1 | 60% | |
| Load/store (Cache hit) | 2 | 18% | |
| Branch | 4 | 12% | |
| Memory reference(cache miss) | 8 | 10% | |



IS332

| UNIT - V | | | | | |
|----------|----|--|-----|------|--|
| | b) | Explain three types of pipeline hazards. | CO4 | (10) | |
| 8. | a) | What is pipelining? Explain the operation of a six stage instruction pipeline. | CO4 | (10) | |
| | b) | Discuss the register organization of MC68000, 8086 and 80386 processors. | CO4 | (10) | |
| 7. | a) | With an examples, for each explain any five types of addressing modes. | CO4 | (10) | |
| | | UNIT – IV | | | |
| | b) | List and explain any five key characteristics of memory systems. Draw a flow chart demonstrating cache read operation. | CO3 | (10) | |
| 6. | a) | Explain system bus using both traditional and high-performance architectures. | CO3 | (10) | |
| C W W | _, | ii. Instruction Cycle states. | CO3 | (10) | |
| (E | υ, | i. Top – level view of computer components. | | | |
| | b) | With neat diagrams, explain: | CO3 | (10) | |

9. a) With a neat diagram explain the Flynn's taxonomy of parallel CO5 (10) processor architectures.

b) Discuss the working of MESI protocol with state transition diagrams. CO5 (10)

10. a) Explain the four principle approaches to explicit multithreading. CO5 (10)

b) What is a cluster? Explain the typical cluster configurations with CO5 (10) benefits.
