
# Sector Cache Design and Performance

Jeffrey B. Rothman and Alan Jay Smith



# Report No. UCB/CSD-99-1034

January 1999

Computer Science Division (EECS)

University of California

Berkeley, California 94720

# Sector Cache Design and Performance

Jeffrey B. Rothman and Alan Jay Smith\*
Computer Science Division
University of California
Berkeley, CA 94720-1776

January 1999

#### Abstract

The IBM 360/85, possibly the first commercially available CPU with a cache memory, used a cache with a sector design, by which the cache consisted of sectors (with address tags) and subsectors (or blocks, with valid bits). It rapidly became clear that superior performance could be obtained with the now familiar set—associative cache design. Because of changes in technology, the time has come to revisit the design of sector caches.

Sector caches have the feature that large numbers of bytes can be tagged using relatively small numbers of tag bits, while still only transferring small blocks when a miss occurs. This suggests the use of sector caches for multilevel cache designs. In such a design, the cache tags can be placed at a higher level (e.g., on the processor chip) and the cache data array can be placed at a lower level (e.g., off-chip).

In this paper, we present a thorough analysis of the design and use of uniprocessor sector caches. We start by creating a standard workload and then we calculate miss ratios for a wide range of sector cache designs. Those miss ratios are transformed into Design Target Miss Ratios, which are intended to be "typical" miss ratios, suitable for use for design purposes ("design targets"). The miss ratios are then used to estimate performance, using typical timings, for a variety of one level and two level cache designs.

We find that for single level caches, sector caches are seldom advantageous. For multilevel cache designs with small amounts of storage at the first level caches, as would be the case for small on-chip caches, sector caches can yield significant performance improvements. For multilevel designs with large amounts of first level storage, sector caches provide relatively small improvements.

<sup>\*</sup>Partial funding for this research has been provided by the State of California under the MICRO program, Sun Microsystems, Fujitsu Microelectronics, Toshiba, Microsoft, Cirrus, and Quantum.

## 1 Introduction

Cache memories are high speed buffers used to temporarily hold, for repeated access, portions of the contents of a larger and slower memory. Most modern caches are organized as a set of entries. Each entry consists of a block (or line) of data, and an address tag; the address tag is the location of the data in the larger (main) memory. The cache is accessed associatively - the key to the cache is not the location in the cache but the location in the main memory. To accelerate access, of course, the cache may not be fully-associative, but rather may be set-associative, direct-mapped or hashed.

Possibly the first commercial computer using a cache, the IBM 360/85 [Lip68] used a slightly more complex design, called a sector cache. A sector cache is organized as a set of sectors, and there is an address tag associated with each sector. The sector itself is divided into subsectors. Each subsector has a valid bit, and thus only some of the subsectors of a sector need to be present. When there is a miss to a sector, a resident sector is evicted, an address tag is set to the address of the new sector, and a single subsector is fetched. When there is a miss to a subsector, but the sector containing it is already present in the cache, only that needed subsector is fetched. This cache, in the IBM 360/85, was 16K bytes, and consisted of 16 sectors of 16 64-byte blocks.

Note that we use the terminology "sector" and "subsector". In [Lip68], these are known respectively as "sector" and "block." In [Goo83], these are called "address block" and "transfer block." In [HS84] these are called "block" and "subblock." We believe that the sector/subsector terminology is the clearest and least verbose. For normal, non-sectored caches, we refer to the unit of data transfer and addressing as either a "block" or a "line."

A sector in a sector cache appears in figure 1b. Figures 1a and 1c show standard cache blocks.

The original reason for the sector cache was technological; the discrete transistor logic of the time made a sector design easier to build than the currently more common non-sectored design. Unfortunately, the performance of the sector design in the 370/168 was inferior to the non-sectored design, as was shown in [HS84], and sector cache designs largely disappeared; one other machine with a sector cache was the Zilog Z8000 [ACY+83]. The problem with the sector design was that a sector would typically be evicted from the cache before all of




Figure 1: Diagram of a sector in a sectored data cache. (a) A standard cache entry, with a small block size. (b) A sectored cache entry, with four subsectors per sector. (c) A standard cache entry with a large block. V is the valid bit, and D represents a dirty bit.

its subsectors were loaded, and thus a large fraction of the cache capacity would be unused.

Sector caches do have, however, one important advantage. In a normal, (non-sectored) cache, the only way to have a very large cache capacity with a relatively small number of tag bits is to make the cache blocks (lines) very large; the problem in that case is that every miss requires that a large block be fetched in its entirety. With a sector cache, it is possible to fetch only a portion of a block (or sector), and thus the time to handle a miss, and the bus traffic, can both be significantly reduced. Thus, although it is likely that sector caches will have higher miss ratios than normal caches, there is the possibility that when timing is considered, the sector cache will be found to have better performance.

There have been a few previous studies of sector caches. Early studies include [Goo83, HS84, Goo87]. [Prz90a] provided a more extensive and thorough study, and found that in some cases that sector caches outperformed standard caches.

In this paper, we provide a more thorough and extensive study of uniprocessor sector cache designs than has previously appeared. We start by creating a standard workload and then we calculate (using trace driven simulation) miss ratios for a wide range of sector cache designs. Those miss ratios are transformed into Design Target Miss Ratios, which are intended to be an average and representative workload [Smi85, Smi87]. The miss ratios are then used to estimate performance, using typical timings, for a variety of one-level and two-level cache designs.

As we will show below in detail, we find that for single level caches, sector caches are seldom advantageous. For multilevel cache designs with small amounts of storage at the first level caches, as would be the case for small on-chip caches, sector caches can yield significant performance improvements. For multilevel designs with large amounts of first level storage, sector caches can provide small improvements.

## 2 Methodology

In evaluating sector caches, we wanted to be sure that we had a large, diverse, and realistic workload. We were particularly concerned that the size of the workload (in terms of the size of the address space referenced) be large enough to induce capacity misses from the largest caches studied. Our approach was to use a large set of varied workloads (many run from beginning to end) combined together into a single, multiprogrammed trace.

The results for this paper were generated using trace driven simulation (TDS) [Smi94]. All but one trace were generated on a MIPS R2000 based workstation using two trace generation tools (Cerberus [Rot] and Pixie [Smi91]). Many of the workloads were run to completion to create a full range of events for simulation. It was noted early on in the simulation process that the range of instruction and data spaces accessed by the individual traces generally was not big enough to fully exercise (and thus get meaningful results from) caches larger than 64K bytes (Table 27 in Appendix B). This problem was also noted in [HS89] for short traces. The solution we developed was to simulate a multiprogrammed environment, described in Section 2.2.

#### 2.1 Workloads

A diverse group of 24 programs were chosen to drive the sector cache simulations. The characteristics of the programs can be found in Table 1. The workloads come from five basic categories: SPEC92 Integer, SPEC92 Floating Point, Unix utilities, Parallel Workloads run in uniprocessor mode, and an IBM/370 trace including user and supervisor memory references.

Five of the parallel traces come from the Stanford SPLASH applications [SWG92]. These workloads consist of barnes, a simulation of N-particle interactions; cholesky, the cholesky

decomposition of a matrix; **locus**, a commercial quality VLSI circuit router; **mp3d**, a simulation of rarefied air-flow through a wind-tunnel with rectangular cross-section; and **water**, a hydro-dynamic simulation of water molecule interactions. The other parallel workloads are small parallel programs developed at U.C. Berkeley. These applications consist of **matrix**, a matrix multiply algorithm; **maxflow**, a calculation of the maximum flow possible through a graph; and **sor**, a solution to Laplace's equation using successive overrelaxation.

	Description and Characteristics of Workloads												
Group	Program Name	Program Description	Unique Bytes Accessed (Thousands)	Percent Data	Total Refs (Millions)	Percent Data							
	barnes	N-particle interaction	48.0	48.6	13.7	27.0							
	cholesky	Matrix decomposition	285.6	95.4	13.1	23.5							
SPLASH	locus	VLSI router	272.0	90.1	13.1	23.7							
	mp3d	Rarified flow sim.	272.8	92.0	11.3	23.8							
	water	Liquid dynamics	62.4	49.1	13.8	27.4							
	matrix	Matrix multiply	144.0	95.0	6.6	34.4							
$\operatorname{Berkeley}$	maxflow	Graph flow	63.2	89.1	12.8	21.7							
	sor	Laplace's equation	60.4	84.9	11.3	33.1							
	alvinn	Neural net	61.6	90.9	12.3	18.7							
SPEC92	doduc	Nuclear reactor sim.	189.2	52.4	13.8	27.6							
FLOAT	fpppp	Quantum chemistry	179.6	47.5	15.5	35.5							
	tomcatv	Mesh generator	3223.2	99.7	14.7	31.9							
	cc1	GNU C compiler	326.4	47.1	13.0	23.4							
SPEC92	compress	File Compression	387.6	98.4	10.5	23.4							
INTEGER	eqntott	Truth table gen.	598.4	98.2	12.7	21.0							
INTEGER	espresso	Boolean minimizer	84.8	68.5	12.3	18.9							
	xlisp	9 queens problem	70.4	71.8	13.6	26.6							
	as1	Mips assembler	738.0	91.1	13.9	28.3							
	срр	C preprocessor	108.4	84.9	13.2	24.2							
MISC	fortran	FORTRAN compiler	497.2	81.7	12.9	22.5							
Traces	troff	Text formatter	117.6	64.9	12.8	21.6							
	yacc	LR-1 Parser gen.	55.2	76.8	13.2	24.2							
	MVStrace	IBM 370 OS trace	1645.2	85.8	23.6	47.3							
Mult	iprogram	med Workload	9491.2	88.2	303.7	27.2							

Table 1: Summary of program characteristics.

The SPEC92 Integer workloads include **cc1**, the gcc C compiler; **compress**, a file compression utility using an adaptive Lempel-Ziv algorithm; **eqntott**, a translator which generates a logical representation of a boolean equations into a truth table; **espresso**, which attempts to minimize the number of terms of a boolean function represented as a truth table; and **xlisp**, a lisp interpreter solving the 9 queens problem. The applications are written in

C and mainly use integer arithmetic in calculations.

The SPEC92 Floating-Point workloads include **alvinn**, a C-based neural net simulator that learns to maneuver an autonomous vehicle using net backpropagation; **doduc**, a simulation of the time evolution of a thermohydraulic modelization of a nuclear reactor's component using Monte Carlo methods; **fpppp**, a quantum chemistry program that measure the performance of a two electron integral derivative computation; and **tomcatv**, a vectorized mesh generation program. All the codes except alvinn were written in FORTRAN; and all use intensive floating-point calculations.

Another grouping of applications consists of a few commonly used UNIX utilities: **cpp**, the pre-processor for the standard UNIX C compiler; **fortran**, the MIPS FORTRAN compiler; **troff**, a text formatting program; and **yacc**, an LR(1) parser generator which takes a context–free grammar as input.

The last trace, **MVStrace**, consists of user and supervisor memory references from an IBM/370 using the MVS operating system. This trace is a concatenation of the complete MVS1 and MVS2 traces used in [Smi85] and [Smi87]. The traces other than MVStrace contain only user space activity.

Table 27 in Appendix B shows the data and instruction miss ratios for all of the individual traces run straight through without multiprogramming, and the multiprogrammed trace, using 16-byte cache blocks; as is explained below, the traces were combined into a single multiprogrammed trace for our studies. Over the range of cache sizes considered (4K to 512K), the individual instruction cache miss ratios reached their lower limits at fairly small cache sizes (approximately half of them with 16K caches) for the instruction streams from the samples we used. The situation was similar for the data caches, but for somewhat larger cache sizes. Appendix B shows the miss ratios of the individual workloads.

As noted in [Smi85], examining user space references exclusively results in over-optimistic estimates of performance for two main reasons: 1) task switching causes all or part of the cache to be flushed, making the performance of the memory system worse than would be predicted from a simple workload evaluation; 2) OS code is typically large, not very compact, and has frequent branches. It fact, it is well known that commercial workloads and operating systems workloads have miss ratios that are much higher than are observed for the types of programs typically studied by trace driven simulation [Jow98]. (Also see the discussion in

[GHPS93] about this issue.) For this reason we have simulated a multiprogramming workload using actually observed task switching patterns [Kob86] and have used the MVS trace to add some OS references into the cache simulation.

### 2.2 Multiprogrammed Traces

In order to obtain a trace which displayed miss ratio characteristics closer to those observed in practice, and also in order to ensure that the address space referenced was significantly larger than the largest cache to be studied, we combined all of the individual traces into a single multiprogrammed trace. This approach also thereby yielded an "average" over the constituent traces, without having to explicitly compute an average, and also more closely resembles the workload on a real machine, which is typically multiprogrammed.

A published study of task switching behavior [Kob86] was used as the basis for our multiprogramming model. In that paper, it was shown that the LRU stack model could be used to represent the sequence of active tasks. That is, let all of the tasks in the multiprogramming set be placed in an LRU stack. When it is time to select another process to run, the i'th task in the LRU stack is selected with probability p(i).

Probablis	Probablistic and Cumulative Distribution of Task Selection											
Distribution		Position from Top of Stack										
Distribution	1	2	3	4	5	6	7	8	9	10		
Probability	0.886	$886 \mid 0.040 \mid 0.021 \mid 0.014 \mid 0.010 \mid 0.008 \mid 0.006 \mid 0.004 \mid 0.003 \mid 0.002 \mid 0.004 \mid 0.003 \mid 0.004 $								0.002		
Cumulative	0.886	886 0.926 0.947 0.961 0.972 0.979 0.985 0.989 0.992 0.994										

Table 2: Top 10 probability distribution for choosing a task to run from the stack.

We approximated the stack distance probability distribution p(i) from [Kob86] by the following equation:

$$p(x) = 0.05e^{-0.315x} + 0.85x^{-6.0} (1)$$

where x is the MRU distance from the top of the stack ( $x \in [1..n]$ ), 1 is the most recently used task. Table 2 shows an example of the probability function of choosing the top ten tasks in the stack.

To generate our multiprogrammed trace, each of the original traces was treated as a

separate task. The tasks were organized into an LRU stack. The initial ordering of the task stack was arbitrary but consistent for all simulations. A task was chosen using the stack probability function (Equation 1), run for a time quantum, and put back on the top of the stack. The quanta had an exponential distribution with mean 20,000 memory references. Each trace was considered to reference a separate virtual address space, and each block in the cache was tagged with a 6-bit address space ID; thus the cache was not purged when the active task was switched. This process was repeated until all the traces were exhausted.

### 2.3 Simulated Timing

Some of our simulations were used to generate only miss ratios, and some incorporated timing in order to estimate performance. All times were in numbers of processor cycles, rather than in absolute real times. For the timing simulations, cache hits always returned results in a single cycle; the delay caused by cache misses depended on the particular timing being simulated. We considered two different main memory latency times (6 and 15 cycles) which would be appropriate for single level caches. For two-level caches we used a longer main memory access delay (24 cycles), with slower per word transfer times. The memory delay for single level caches was modeled as

$$Delay_1 = 1 + mr_1 * Miss Penalty_1, \tag{2}$$

where  $mr_1$  is the miss ratio of the level one cache and  $Miss\ Penalty_1$  is the penalty associated with a cache miss. The first part of the delay (value 1) is the time (in processor cycles) it takes to do a look-up in the on-chip cache and retrieve the data for a hit, or determine that a miss has occurred. Note that we have ignored, as beyond the scope of this paper, the fact that the absolute cache access time will vary slightly with the cache size, due to increases in the levels of decoding logic and the increased capacitance on the bit-lines with more cache blocks.

For two-level caches, we modeled different latencies and transfer rates at each level:

$$Delay_2 = 1 + mr_1 * Miss Penalty_1 + mr_2 * Miss Penalty_2$$
 (3)

where  $mr_1$  and  $mr_2$  are the miss ratios at each level with respect to all processor references, with  $Miss\ Penalty_1$  and  $Miss\ Penalty_2$  the access delays between the L1 and L2 caches, and between the L2 cache and main memory, respectively. These two miss penalties are functions of the fetch size, and the latency and bandwidth of data transfers between various levels of the memory hierarchy.

Due to the computationally intensive nature of multilevel cache simulations, the design target miss ratios derived from single level simulations  $(mr_1 \text{ and } mr_2)$  were used to generate the results for two-level caches. Using the miss ratios this way assumes that the contents of the L1 cache are a proper subset of the L2 cache. When the ratio of the sector sizes from the L1 and L2 caches is large, this inclusion principle of multilevel memory hierarchies can be violated [BW88]. Under such circumstances, a write-back from the L1 cache could cause an unanticipated extra L2 miss when the corresponding L2 sector and subsector are no longer present. This could possibly cause an underreporting in the L2 miss ratio, but we do not believe this will have a significant impact upon our results.

## 2.4 Cache Parameters

All of the simulations conducted here used a fully-associative cache. Although in real caches associativities of 1 to 4 are most common [Smi82], the use of a fully-associative design allows us to study the design of sector caches separately from the effects of limited associativity and conflict misses. As shown in [Smi78, HS89], the effects of limited associativity can be calculated from the fully-associative miss ratio function. In any case, the miss ratios for 4-and 8-way associativity are very close to those for fully-associative designs. The simulations used a true least recently used (LRU) replacement policy with demand fetching of data from memory, and allocation of sectors in the cache for write misses (write allocate).

Besides the usual cache design parameters of cache size and block size, we also study a factor called *degree of sectoring* for subdividing a block into smaller fetch units. The unit associated with the tag (the sector) is varied between 16 and 512 bytes. The subunit used for fetching (subsector) ranges between 4 and  $min(sector\ size, 512)$  bytes. The range of cache sizes under test was 4K bytes to 512K bytes.

### 2.5 Tag Bits

The number of bits used to control the cache depends on a number of factors. These factors include the cache size, the number of sector frames (places to put a sector) in the cache, the set—associativity, bits for validity and dirtiness of the sectors, and the number of bits in the address. Instruction caches only need to determine if a subsector is valid; data and unified caches need an additional bit to determine if the subsector has been modified, requiring a write—back when the sector is evicted from the cache. For calculations involving the number of tag bits, we use the number of bits required to maintain the LRU replacement policy for an 8-way set—associative cache (although the simulation results were generated by a fully—associative cache simulator). The rest of the bits are those bits necessary to uniquely identify each sector (address tag bits) and to maintain status (valid and dirty bits). We refer to the combination of all these bits as the tag bits. Equation 4 (evaluated over the design space in Tables 17 and 18 in Appendix A) shows the number of tag bits necessary to control instruction and data/unified caches using 48-bit virtual addresses, which we use for comparing caches in this paper.

In set—associative caches, some number of bits are required to implement the replacement policy. In [Smi82], an efficient mechanism for implementing a close approximation to LRU (and also used in the IBM 370/168-3) is shown to require 10 bits per set. (The 8 elements of the set are divided into four pairs, with the pairs kept in LRU order using 6 bits. The LRU element of each pair is determined with one bit per pair.) Our calculations assume 10 bits per set.

The number of tag and other overhead bits used in further comparisons can be calculated by the following equation:

$$tag\ bits = sectors * ((statebits * subsectors\ per\ sector) + \\ (addrbits + log_2assoc - log_2cache\ size) + (lru\ bits/assoc))$$
 (4)


where *statebits* is one for an instruction cache or two for data or unified caches, *addrbits* the number of virtual address bits (we use 48), *assoc* the set–associativity (we use 8–way for bit calculations), and *lru bits* the number of bits to implement replacement policy for a set (10 bits per set as described above).

## 3 Simulation Results

In this section we study the various implementation—independent characteristics of sector caches, including miss ratios and memory traffic characteristics. From the miss ratios we perform a regression analysis to determine the importance of sector size, subsector size, and cache size on the miss ratio. The sector utilization is examined, which provides insight into why sector caches aid in reducing bus traffic without a correspondingly large increase in the miss ratio.

Using an extension of the techniques in [Smi82, Smi87], we develop design target miss ratios (DTMRs) for sector caches. The fraction of sector dirtiness is combined with design target miss ratios to create design target traffic ratios (DTTRs).

#### 3.1 Sector Cache Miss Ratios






Figure 2: Unified cache miss ratios, cache sizes 4K, 16K, 64K, 256K.

Figure 3: Unified cache miss ratios, cache sizes 8K, 32K, 128K, 512K.

One of the most widely used measures of cache memory performance, the miss ratio, consists of the ratio of references that are not satisfied by the cache to the total number of references. Unlike memory access delay (discussed in Section 4.2), the miss ratio provides an implementation–independent measure of cache performance. From the miss ratio a number of other useful statistics can be calculated, such as the *fetch traffic* (average bytes fetched

per memory reference), traffic ratio and the average memory access delay. The traffic ratio is the ratio of traffic between the processor and main memory with and without a cache, which takes fetch size and eviction traffic into account. Memory access delay is the effective access time per memory reference, which includes such factors as the miss ratio, fetch size, memory latency and memory bandwidth.

Table 4 shows the miss ratios for unified, instruction and data caches determined by our cache simulations. The general features to notice about the miss ratios are that for a fixed subsector size, increasing the sector size makes the miss ratio worse, due to inflexibility in being able to map the subsectors into the cache. The best miss ratios for a given subsector is when it is equal to the sector size (as in non–sector caches). Since the graphs (Figures 2–3 here and Figures 9–12 in Appendix B) plotted from Table 4 on log-log scales look fairly linear, we ran several regressions to attempt to predict the miss ratio from the input parameters of cache, sector, and subsector size. The first (and more complex equation we tried) is:

$$\ln mr = a_0 + a_1 \ln(s) + a_2 \ln(ss) + a_3 \ln(c) + a_4 \ln(ss) \ln(s) + a_5 \ln(c) \ln(s) + a_6 \ln(c) \ln(ss) + a_7 \ln(c) \ln(s) \ln(ss)$$
(5)

where  $\mathbf{c}$  is the cache size,  $\mathbf{s}$  is the sector size, and  $\mathbf{s}\mathbf{s}$  is the subsector size, all sizes in bytes. This is an empirical equation that combines the factor parameters in a straight-forward manner. A somewhat simpler equation was also tested in a regression:

$$\ln mr = a_0 + a_1 \ln(s) + a_2 \ln(ss) + a_3 \ln(c)$$
(6)

and was found to be fairly close in predicting the unified and instruction miss ratios as measured by the  $R^2$  closeness of fit (Table 3). An analytic derivation of the relationship between the miss ratio and the cache size in [Prz90b] predicts that the miss ratio should fall proportionally to  $c^{-1}$ , but the paper reports values of  $c^{-0.49}$  and  $c^{-0.54}$  taken from experiments. These values come from the combined weighted miss ratios of instruction and data streams using a Harvard Architecture (separate instruction and data caches). [Smi82] suggests a rule-of-thumb relationship between miss ratio and cache size as  $mr(c) \propto c^{-0.5}$ . Our measurements, using the simpler equation, roughly fall between the measured and predicted

values in [Prz90b].

Cache	a 0	$a_1$	a 2	$a_3$	a 4	a 5	a 6	a 7	$R^2$
Туре	1	$\ln s$	ln ss	$\ln c$	$\ln s \ln ss$	$\ln c \ln s$	$\ln c \ln ss$	$\ln c \ln s \ln ss$	10
Unified	4.0460	0.050836	-1.8133	-0.53821	0.29779	-0.0046421	0.063787	-0.020309	0.99070
Onnica	4.5010	0.21079	-0.69638	-0.68379					0.97033
Instruction	7.3820	-0.048458	-1.3189	-0.96138	0.12184	0.012602	0.023273	-0.0069225	0.99698
mstruction	6.4598	0.21207	-0.81150	-0.93710					0.99547
Data	2.8190	-0.32130	-1.9984	-0.35909	0.42251	0.021036	0.077520	-0.029813	0.98690
Data	2.7750	0.17412	-0.61138	-0.48752					0.92587

Table 3: Regression of the miss ratio from Table 4 for the three types of caches. c is cache size, s is sector size, and ss is subsector size.

The coefficient (in the second, simpler equation) associated with sector size  $(a_1)$  has similar magnitudes for the three types of caches.  $a_1$  demonstrates the impact of increasing the sector size (independent of fetch size), which adversely affects the miss ratio when increased by displacing more data from the cache on sector eviction. The coefficient associated with subsector size  $(a_2)$ , which serves as a measure of spatial locality, demonstrates the higher spatial locality of the instruction stream. Because  $|a_2|$  is less than 1.0 (from Equation 6), the miss ratio does not decrease as rapidly as the subsector size increases, which results in an increase in traffic with increasing subsector size (as described in Section 3.4).

#### 3.2 Subsector Utilization

Table 5 shows a sampling of the average fraction of subsectors referenced while its parent sector resides in the cache (the full version can be found in Table 19 in Appendix A). That is, it shows how many of the subsectors were loaded before the sector was evicted (replaced). Where the subsector and sector sizes are equal (i.e., the cache is not a sector cache), the fraction of subsectors referenced is 1.0, since all demand fetched blocks are used. An examination of each row in the table where the subsector size is four bytes shows the fraction of words touched in a sector of that size. Since the sector miss ratio (our miss ratios are for subsectors) is invariant across all subsector sizes for given cache and sector sizes, the fraction of words touched in a sector provides a good idea of the amount of spatial locality as block (sector) sizes increase. Smaller sector sizes have a high utilization of subsectors; increasing the sector size reduces the utilization. For 256– and 512–byte sectors, at no point do more than 50 percent of the words get referenced (on average) before the sector is evicted,

		512	0.38723 0.23725 0.17502 0.13705 0.09898 0.08764	0.24789 0.14592 0.010013 0.07478 0.05960 0.04975 0.04334 0.03870 0.10552 0.01154 0.05334	0.03529 0.03076 0.02767 0.12933 0.07335 0.03469 0.02618 0.02077 0.01740	0.08131 0.04639 0.02813 0.01836 0.01244 0.00861 0.00623	0.06696 0.03773 0.02244 0.01423 0.00929 0.00610 0.00415	0.05602 0.03090 0.01776 0.01070 0.00659 0.00405 0.00253	0.004754 0.02574 0.01439 0.00484 0.00280 0.00164
		256	0.29301 0.17360 0.11943 0.08923 0.07079 0.05895		0.02375 0.01970 0.11812 0.06584 0.06584 0.02535 0.01578 0.01154	0.07584 0.04304 0.02591 0.01670 0.001111 0.00746		0.05375 0.02951 0.01683 0.01001 0.00607 0.00366	0.04558 0.02458 0.01365 0.00778 0.00449 0.00258
	Cache	128			0.01432 0.09695 0.05437 0.03224 0.02049 0.01354	0.07261 0.04101 0.02451 0.01564 0.01022 0.00667	0000		0.04416 0.02374 0.01311 0.00742 0.00425 0.00243
	Data	64		0.15763 0.0881 0.05510 0.03548 0.02412 0.12791 0.07080 0.04314 0.02682 0.01746	0.09308 0.05194 0.03057 0.01919	0000	000		0.04263 0.02283 0.01253 0.00702 0.00398
		32	0.18898 0.10778 0.06742 0.04392	0.14300 0.07965 0.04873 0.03067 0.12273 0.06743 0.04074	0.09035 0.05022 0.02937 0.01826	0.06657 0.03696 0.02145 0.01309	0.0	0.04860 0.02634 0.01471 0.00845	0.04119 0.02201 0.01203 0.00670
SS		16	0.17382 0.09829 0.06062	0.13311 0.07366 0.04475 0.11989 0.06558	0.08613 0.04741 0.02726	0.06386 0.03523 0.02023		0.04741 0.02562 0.01424	0.04012 0.02135 0.01161
or Caches		512	0.30956 0.16609 0.09329 0.05453 0.03319 0.02118 0.01396		0.00586 0.00368 0.00243 0.02569 0.00792 0.00792 0.00281 0.00174			0000000	0.00382 0.00203 0.00110 0.00061 0.00035 0.00020
ıta Sector	ē	256			0.00459 0.00283 0.002192 0.01191 0.00665 0.00284 0.00229		0.0		0.00310 0.00164 0.00089 0.00050 0.00028 0.00017
and Da	on Cache				0.00388 0.03851 0.02026 0.01096 0.00609 0.00349		0.00924 0.00489 0.00266 0.00148 0.00084	0.00536 0.00284 0.00154 0.00085 0.00049	0.00261 0.00138 0.00075 0.00042 0.00024 0.00014
ruction,	nstruction	64	0.20375 0.10843 0.06004 0.03447 0.02053	0.10403 0.05486 0.02979 0.00971 0.06505 0.03399 0.01822 0.01822	0.03610 0.01895 0.01021 0.00564 0.00322			0.00456 0.00242 0.00131 0.00073 0.00042	0.00211 0.00112 0.00061 0.00034 0.00019
ed, Inst Sector		32	0.15318 0.08099 0.04422 0.02508	0.09202 0.04827 0.02602 0.01445 0.05992 0.03119 0.01662	0.03224 0.01682 0.00898 0.00491	0.01574 0.00821 0.00437 0.00238	0.00773 0.00408 0.00221 0.00122	0.00404 0.00214 0.00116 0.00064	0.00188 0.00100 0.00054 0.00030
or Unifi		16	0.13834 0.07284 0.03949	0.08690 0.04547 0.02441 0.05763 0.02994	0.02887 0.01498 0.00792	0.01472 0.00768 0.00409	0	0.00367 0.00194 0.00105	0.00174 0.00092 0.00050
Miss Ratios for Unified, Instruction, and Data Sector Size (Bytes)		512	0.52508 0.29576 0.18356 0.12167 0.08660 0.06640 0.05330		0.02030 0.01583 0.01299 0.06009 0.03577 0.02253 0.01510 0.010649		0.03754 0.02074 0.01201 0.00733 0.00462 0.00296 0.00195		0.02037 0.01099 0.00612 0.00351 0.00205 0.00119 0.00070
Miss		256	0.42458 0.23620 0.14317 0.09271 0.06399 0.04750		0.01432 0.01072 0.09420 0.05123 0.02957 0.01174 0.01114 0.00732	0000000	0. 0. 0.		0.01922 0.01035 0.00574 0.00328 0.00190 0.00110
	l Cache		0.33167 0.18400 0.11078 0.07103 0.04846 0.03526	0.19994 0.10948 0.004063 0.02694 0.01917 0.12717 0.06892 0.03969 0.02382	0.00993 0.07264 0.03955 0.02256 0.01354 0.00847	0 0 0 0 0		00000	0.01826 0.00981 0.00543 0.00308 0.00178 0.00103
	Unified		0.27991 0.15406 0.09191 0.05814 0.03908	0.16111 0.08779 0.05088 0.01966 0.11364 0.06131 0.02094 0.01300	0.06303 0.03429 0.01951 0.01166 0.00724	0.04523 0.02453 0.01386 0.00820 0.00499	0.02763 0.01509 0.00855 0.00505	0.02185 0.01184 0.00662 0.00383	0.01743 0.00934 0.00515 0.00290 0.00166
		32	0.24247 0.13317 0.07800 0.04794	0.14428 0.07823 0.04512 0.02714 0.09782 0.05255 0.03001	0.05962 0.03232 0.01830 0.01086	0.04162 0.02242 0.01252 0.00728	0.02615 0.01423 0.00801 0.00469	0.02076 0.01122 0.00625 0.00360	0.01649 0.00882 0.00484 0.00271
		16	0.19543 0.10687 0.06224	0.13253 0.07165 0.04122 0.09227 0.09241	0.05582 0.03015 0.01698	0.03989 0.02139 0.01186	0.02511 0.01363 0.00765	0.01982 0.01069 0.00594	0.01576 0.00842 0.00461
	$_{ m Size}$	Cache SS	4K 4 8 16 32 32 64 128 128 256	8K 8 8 16 32 32 64 128 256 256 72 74 8 16K 8 8 16 33 34 64 64	256 256 256 32K 4 16 8 8 32 64 128 256 512	64K 4 8 16 32 64 128 256 512	128K 4 8 16 32 64 128 256 512	256K 4 8 16 32 32 64 128 128 256	512K 4 8 16 32 64 128 256 512

Table 4: Average miss ratios for sector caches. Cache, sector and subsector (SS) sizes are in bytes.

Frac	tion	of Subse	ctors U	sed for U	Unified,	Instruct	tion, and	d Data S	ector C	aches
				Sec	tor Size	(Bytes)				
Size	⊇	Un	ified Ca	che	Instr	uction (	Cache	D	ata Cacl	he
Cache	ss	16	64	256	16	64	256	16	64	256
4 K	4	0.78494	0.44771	0.17891	0.87573	0.62038	0.36297	0.71685	0.32337	0.08999
	16	1.00000	0.58802	0.24132	1.00000	0.73130	0.43336	1.00000	0.48589	0.14672
	64		1.00000	0.43141		1.00000	0.60565		1.00000	0.34786
	256			1.00000			1.00000			1.00000
8 K	4	0.80379	0.51220	0.19757	0.88998	0.66967	0.38756	0.74367	0.40848	0.09907
	16	1.00000	0.64700	0.25953	1.00000	0.76705	0.45311	1.00000	0.57115	0.15216
	64		1.00000	0.44813		1.00000	0.61695		1.00000	0.35141
	256			1.00000			1.00000			1.00000
16K	4	0.82064	0.54636	0.21993	0.90617	0.71639	0.45100	0.76063	0.45788	0.12265
	16	1.00000	0.67644	0.28357	1.00000	0.80250	0.51620	1.00000	0.61775	0.18385
	64		1.00000	0.46986		1.00000	0.67059		1.00000	0.38346
	256			1.00000			1.00000			1.00000
32K	4	0.82200	0.54415	0.29298	0.91169	0.70137	0.46371	0.78989	0.46713	0.22080
	16	1.00000	0.67365	0.36782	1.00000	0.79335	0.53209	1.00000	0.61360	0.30057
	64		1.00000	0.55418		1.00000	0.68622		1.00000	0.50201
	256			1.00000			1.00000			1.00000
64K	4	0.84124	0.56623	0.31084	0.90048	0.76139	0.48635	0.78912	0.46186	0.22756
	16	1.00000	0.69399	0.38938	1.00000	0.83818	0.55289	1.00000	0.61679	0.31093
	64		1.00000	0.58697		1.00000	0.70050		1.00000	0.53325
	256			1.00000			1.00000			1.00000
128K	4	0.82079	0.56569	0.33344	0.87521	0.68968	0.48418	0.80565	0.53310	0.28777
	16	1.00000	0.70047	0.42006	1.00000	0.79059	0.55721	1.00000	0.67707	0.37619
	64		1.00000	0.62458		1.00000	0.70965		1.00000	0.59432
0 7 0 7 7	256	0.00440	0.00.100	1.00000	0.07100	0.00001	1.00000	0.00010	0 80000	1.00000
256K	4	0.83418	0.60430	0.40087	0.87199	0.68624	0.48745	0.83213	0.59606	0.37569
	16 64	1.00000	0.73242	0.49149 0.68852	1.00000	0.78919 1.00000	0.56148 0.71439	1.00000	0.72896	0.47043 0.67888
	256		1.00000	1.00000		1.00000	1.00000		1.00000	1.00000
E1017		0.05400	0 65410		0.00070	0.67833		0.06420	0.66016	0.47291
512K	4	0.85492	0.65419	0.46439	0.86878	0.67833	0.49213	0.86430	0.66916	
	16 64	1.00000	0.77268 1.00000	0.55517 0.73537	1.00000	1.00000	0.56749 0.72223	1.00000	0.78679 1.00000	0.56641 0.74606
	256		1.00000	1.00000		1.00000	1.00000		1.00000	1.00000
	∠56	1		1.00000		l	1.00000			1.00000

Table 5: Fraction of subsectors touched while a sector is in the cache, sampled over the test space. SS is the subsector size in bytes.

regardless of the cache size. We can also see that the spatial locality of the data stream is significantly worse than that of the instruction stream, particular for smaller caches with large sector sizes.

The sector utilization illustrates why some sector caches perform reasonably well. In our cache simulations only the demanded sectors are brought into the cache, and so at least one subsector must be touched while the sector is present in the cache. This constrains the utilization to be:  $\frac{subsector\ size}{sector\ size} \leq utilization \leq 1.0$ . If the utilization is closer to the lower bound, then much of the cache space is not being used, and the miss ratio of the cache will be close to that of a cache reduced in size by a factor equal to the number of subsectors per sector (e.g., given four subsectors per sector, the effective cache size will one fourth as big). If the utilization is closer to the upper bound (good spatial locality), then the miss ratio will be that of a cache using a full sector fetch, multiplied by the number of subsectors per sector.

For example, a 32K data cache with 256-byte sectors and 64-byte subsectors has a utilization fraction of 0.502. This more than twice the lower bound of 0.250  $\left(\frac{64}{256}\right)$ , but

significantly less than 1.0. We can see (in Table 5) that 77.9 percent of the words in a 256-byte sector are not touched. Using subsector fetches in this case aids in reducing the useless traffic. Traffic is reduced by not fetching a whole 256-byte sector at a time, since on average two out of four subsectors are not referenced for 256-byte subsectors. However, the miss ratio is increased by a factor of 2.0, which is better than the worst cases 4.0 (all subsectors used) and 2.88 (only one subsector per sector used, the same miss ratio of an 8K cache with 64-byte blocks).

### 3.3 Design Target Miss Ratios

A problem with any study of cache and memory system design is to come up with a set of "typical" miss ratios, since a machine designer needs those numbers to work from. In [Smi85] a set of "design target miss ratios" (DTMRs) were proposed, as lying within the range of the various published measurements, and they were put forth as suitable for the role of "typical." Results in [GHPS93] suggest that they serve that purpose reasonably well. The original DTMRs were for a fully-associative cache with 16-byte lines. The DTMRs were extended to a wider range of line (block) sizes in [Smi87] and to varying degrees of associativity in [HS89]. In each case, the extrapolation method used "ratios of miss ratios." In that technique, a set of simulations were used to measure the ratio of the miss ratio for cache configuration X to that for configuration Y (i.e., RMR(X/Y)=MR(X)/MR(Y)) for those simulations, and then DTMR(X) was computed from DTMR(Y) using RMR(X/Y). The assumption was that although the absolute value of the miss ratios for a given configuration would depend strongly on the workload, the ratio of miss ratios could be expected to be much more stable, which was borne out by the measurements.

The ratios of miss ratios for the multiprogrammed workload are used here to extend the results from [Smi87] to provide DTMRs for sector caches. These DTMRs are used to estimate the design target traffic ratios (Table 21 in Appendix A) and design target memory delay for single (Tables 10 and 11, Tables 23 and 24 in Appendix A) and two-level caches (Tables 13, 14, 15, 16).

Several approximations were made to provide DTMRs outside the range of cache and block sizes in [Smi87]. For cache sizes above 32K bytes (the largest cache size in [Smi87]),

we use a rule of thumb that the miss ratios drops roughly as cache size<sup>-0.5</sup> as suggested in [Smi82], which is borne out by our regression for the data miss ratio (Table 3), and is consistent with results reported in [Prz90b]. Our regression results show that the instruction cache miss ratio falls almost directly proportionally to the inverse of the cache size, but we use the more conservative inverse square root of the cache size for our approximations. It is known that instruction miss ratios are much higher for OS and database workloads [Jow98].

The new sector DTMRs are derived from the established DTMRs and the ratio of miss ratios using the formula:

$$DTMR_{sect}(cache, sect, subsect) = DTMR_{o}(cache, block) * \frac{MR(cache, sect, subsect)}{MR(cache, block, block)}$$
(7)

where MR(cache, sect, subsect) are the miss ratio values established in the previous section by our simulations,  $DTMR_{sect}$  is the new sector cache DTMR, and  $DTMR_o$  is from the DTMR values established in [Smi87].

The DTMRs for sector caches generated from the method described above can be found in Table 6. The data points where the subsector and sector sizes are equal have the same value as the DTMRs in [Smi87] for caches from 4K to 32K bytes with block sizes from 16 to 128 bytes. The overall comparison of the simulated miss ratios (Table 4) with the DTMRs shows that the DTMRs are somewhat more pessimistic (i.e., higher), particularly for unified and instruction caches. This is consistent with observations in [GHPS93], where it was observed that the sorts of workloads used for trace analysis and benchmarking frequently had significantly lower miss ratios than workloads observed in practice, especially in commercial environments.

#### 3.4 Traffic

One important function of the cache, besides speeding up the average memory access time, is to reduce the traffic on the memory bus. This is clearly a very important function for multiprocessor systems [Goo83], and also allows I/O and writes better access to the memory bus in uniprocessor systems. There are several different statistics that can be used to measure traffic, such as bus fetch traffic (average number of bytes fetched per memory reference) and the traffic ratio (the ratio of traffic for a system with a cache vs. a system

	Cache	256	0.30502 0.18072 0.12432 0.09288 0.07369 0.06137	0.20531 0.25645 0.28598 0.11681 0.14661 0.16835 0.07748 0.09847 0.11552 0.05438 0.07245 0.08628 0.04067 0.05685 0.06875 0.04045 0.05740 0.04045 0.05740 0.18158 0.20519 0.24607 0.10185 0.11607 0.14000 0.04038 0.07699 0.09491	0.04010 0.03151 0.02614	0.15499 0.08639 0.05274 0.02202 0.01514 0.01514		0.08230 0.04592 0.02690 0.01667 0.01062 0.00680	0.06656 0.06785 0.0702 0.03588 0.03725 0.03901 0.002031 0.02124 0.02242 0.01194 0.01263 0.01351 0.00714 0.00766 0.00832 0.00424 0.00462 0.00320 0.00282 0.00320	0.02352 0.05627 0.05869 0.02931 0.03034 0.03178 0.001619 0.001685 0.01776 0.00255 0.00555 0.00597 0.00300 0.00319 0.00346 0.00188 0.000346
	Data C	32 64	0.27939 0.15971 0.10495 0.07302 0.05400	0.24714 0.25489 ( 0.13766 0.14362 ( 0.08422 0.05300 ( 0.05300 0.05738 ( 0.03900 ( 0.03900 ( 0.19203 0.19048 ( 0.10550 0.10544 ( 0.005474 0.06425 ( 0.03901 ( 0.10550 0.10544 ( 0.10550 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10544 ( 0.10570 0.10570 0.10544 ( 0.10570 0.10570 0.10544 ( 0.10570 0.10570 0.10544 ( 0.10570	0.02600	0.12706 0.07090 0.04172 0.02620		0.07250 0.04005 0.02302 0.01385 0.00850	0.05084 0.05732 (0.02732 (0.02732 0.03139 (0.01753 0.011753 0.01018 (0.00884 0.01018 (0.00601	0.03841 0.04550 0 0.02052 0.02437 0 0.01122 0.01338 0 0.00625 0.00750 0
Sector Caches		16	0.28674 0.16214 0.10000	0.23798 0.13169 0.08000 0.08000 0.18255 0.09985		0.12638 0.06956 0.04000	0.08928 0.04925 0.02828	0.06445 0.03530 0.02000	0.04707 0.02544 0.01414	0.03457 0.01839 0.01000
and Data Sec	e	256 512	0.57524 0. 0.30771 0. 0.17170 0. 0.09940 0. 0.05999 0. 0.03807 0. 0.02476 0.	0.23554 0.40665 0.17829 0.21661 0.03618 0.05919 0.03538 0.04140 0.02101 0.02636 0.01353 0.01726 0.01353 0.01726 0.01353 0.01363 0.13338 0.16192 0.04065 10.6065		0.14058 0.07421 0.04033 0.02253 0.01300 0.00776	0.12448 0.06547 0.03538 0.01961 0.00662 0.00400	0.07247 0.03838 0.02085 0.01160 0.00664 0.00391	0.05370 0.06105 0.02847 0.03235 0.01547 0.01758 0.00860 0.00978 0.00492 0.00559 0.00172 0.00196	0.03889 0.04797 0.02062 0.02541 0.0121 0.01379 0.00624 0.00766 0.00357 0.00437 0.00209 0.00255
	struction Cach	64 128		0.24644 0.27200 0.12995 0.14389 0.07057 0.07857 0.03958 0.024035 0.02300 0.02600 0.01600 0.01600 0.00781 0.11778 0.0578 0.06535			0.08614 0.10294 0.04478 0.02856 0.02371 0.02855 0.001279 0.01550 0.00707 0.00863		0.03882 0.04657 0.02057 0.02465 0.01116 0.01336 0.00354 0.00741 0.00354 0.00423	0.02713 0.03277 0.01441 0.01737 0.00785 0.00944 0.00437 0.00524 0.00250 0.00299
os for Unified, Instruc Sector Size (Bytes	In		0.38482 0.20346 0.11109 0.06300	0.23558 0.12359 0.06662 0.03700 0.19175 0.05319		0.11173 0.05830 0.03113 0.01700	0.07961 0.04155 0.02213 0.01202	0.05373 0.02839 0.01536 0.00850	0.03772 0.01997 0.01083 0.00601 0	0.02640 0 0.01402 0 0.00763 0 0.00425 0
et Miss Ratio		512 16	0.74457 0.41939 0.26030 0.17253 0.12281 0.09416 0.07558	0.43029 0.21360 0.23949 0.11176 0.14220 0.06000 0.09415 0.06219 0.04830 0.03757 0.03757 0.03778 0.18123 0.16857 0.09414 0.16857 0.09414	0.04426 0.03270 0.02550 0.02093	0.17994 0.09834 0.05854 0.03688 0.02471 0.01766	0.10584 0.07641 0.05817 0.03986 0.02335 0.02121 0.02039 0.01294 0.00579 0.00579	0.08293 0.05 0.04582 0.02 0.02654 0.01 0.01620 0.01021 0.00653 0.00430 0.00291	0.05772 0.03 0.03149 0.01 0.01783 0.01 0.00636 0.00386 0.00238	0.04449 0.02606 0.02401 0.01382 0.01336 0.00750 0.00766 0.00260 0.00260
Design Targ	Cache	128 256	47032 0. 26092 0. 15709 0. 10073 0. 06872 0. 05000 0.	0.26079 0.34112 0.14279 0.1876 0.0451 0.11202 0.05529 0.07132 0.02500 0.03520 0.02500 0.03520 0.02698 0.20483 0.24296 0.11101 0.13260 0.03831 0.07881			0	000000	0.05075 0.05393 0.02755 0.02934 0.01548 0.01653 0.00901 0.00968 0.00536 0.00579 0.00318 0.00317	0.03988 0.04198 0.02144 0.02261 0.01186 0.01255 0.00674 0.00716 0.00389 0.00416 0.00225 0.00241
	Unified (		0.42263 0.23261 0.13877 0.08778 0.05900	0.27044 0.14736 0.08540 0.05182 0.03300 0.20106 0.10848 0.06223	0.02300	0.12189 0.06631 0.03772 0.02255 0.01400	0.08969 0.04864 0.02748 0.01626 0.00990	0.06336 0.03460 0.01961 0.01159 0.00700	0.04786 0 0.02592 0 0.01450 0 0.00839 0 0.00495 0	0.03663 0.01964 0.01082 0.00610 0.00350
		16 32	0.37677 0.41477 0.20604 0.22779 0.12000 0.13342 0.08200	0.255721 0.26577 0.13905 0.14411 0.08000 0.08311 0.05000 0.19695 0.19896 0.10545 0.10689 0.06000 0.06104		0.13152 0.13176 0.07104 0.07144 0.04000 0.04045 0.02400	0.09518 0.09697 0.05102 0.0523 0.02828 0.02917 0.01697		0.04719 0.04897 0.02545 0.02646 0.01414 0.001475 0.00849	0.03420 0.03648 0.01827 0.01952 0.01000 0.01071 0.00600
	Size	$\mathbf{s}\mathbf{s}$	4 8 16 32 64 128 256 512	8K 8 8 8 16 32 64 128 128 512 512 64 16K 8	64 128 256 512	32K 4 8 16 32 64 128 256 512	64K 4 8 16 32 64 128 256 512	; 4 8 16 32 64 128 256 512	256K 4 8 16 32 64 128 256 512	512K 4 8 16 32 64 128

Table 6: Design target miss ratios for single level sector caches. Cache, sector and subsector (SS) sizes are in bytes.


without a cache). We use the traffic ratio, which incorporates write-back traffic, utilizing write-back information from our simulations (discussed in the next section).

#### 3.4.1 Eviction Traffic

	Fra	ction of	Sector V	Written	Before I	Eviction	
				Size (By			
Size		Un	ified Ca		D	ata Cac	he
Cache	ss	16	64	256	16	64	256
4K	4	0.13113	0.05905	0.02009	0.35851	0.14718	0.04047
	16	0.18793	0.08944	0.03373	0.49086	0.20732	0.06146
	64		0.18646	0.07977		0.36598	0.13176
	256			0.23112			0.34968
8K	4	0.15740	0.08931	0.02572	0.37225	0.21086	0.04411
	16	0.21798	0.12561	0.03878	0.51941	0.29053	0.06294
	64		0.21326	0.08186		0.46202	0.12854
	256			0.21407			0.32683
16K	4	0.18729	0.11038	0.03714	0.38235	0.22769	0.06309
	16	0.25427	0.15165	0.05260	0.53491	0.31927	0.08792
	64		0.24027	0.09008		0.49191	0.14310
	256			0.18931			0.27952
32K	4	0.22688	0.14043	0.06619	0.45457	0.26755	0.11524
	16	0.29505	0.18391	0.08946	0.57857	0.34984	0.15915
	64		0.29027	0.13992		0.54452	0.24711
	256			0.25706			0.42594
64K	4	0.27203	0.17293	0.08450	0.53618	0.30795	0.14854
	16	0.34288	0.22556	0.11085	0.66617	0.40216	0.19440
	64		0.34882	0.17523		0.61786	0.30373
	256			0.29254			0.48679
128K	4	0.36441	0.24073	0.13127	0.55999	0.36482	0.19358
	16	0.45070	0.30381	0.16789	0.68570	0.45446	0.24519
	64		0.44111	0.25192		0.64258	0.36107
	256			0.38692			0.54838
256K	4	0.41307	0.28352	0.17775	0.60161	0.42157	0.26077
	16	0.49646	0.34634	0.22036	0.71349	0.50702	0.31955
	64		0.47464	0.31116		0.67203	0.44175
	256			0.44330			0.61999
512K	4	0.47531	0.34498	0.23192	0.66215	0.50041	0.34630
	16	0.55376	0.40675	0.27744	0.75547	0.58025	0.40815
	64		0.51997	0.36517		0.71822	0.52220
	256			0.48213			0.67359

Table 7: Fraction dirtiness of evicted sectors, sampled over the cache parameter space.

The total memory traffic includes not only fetches, but also the write-back of replaced blocks and subsectors which are dirty. It was estimated in [Smi85] that approximately 50 percent of data cache blocks evicted are dirty (with large variation over the workloads). It was also noted that the percentage of dirty blocks was expected to increase with cache size, since a larger residence time in the cache should increase the probability of a write occurring to a block before it is evicted. In the seven program workloads examined in [TS89], it was found that 51.9 percent of all evicted (replaced) data blocks needed to be written back during the execution of the program (with wide variation, averaged over a number of cache sizes and workloads). With cache flushed every 20,000 references to simulate multiprogramming behavior, this number dropped to 38.9 percent. It was also found that increasing the cache size to some extent causes an increasing percentage of the evicted blocks to be dirty, but it






Figure 4: Fraction of modified sectors evicted from a unified cache.

Figure 5: Fraction of modified sectors evicted from a data cache.

was not uniformly true. Both of these studies used 16-byte blocks.

Table 7 (full size in Table 20 in Appendix A) shows the fraction of evicted subsectors that are dirty, and thus must be written back. The percentage of sectors that have had some portion of each written can be determined by examining the points where the sector and subsector sizes are equal. Our study shows that the percent of dirty evicted blocks using 16-byte blocks for a data cache varies from 49.1 percent for a 4K cache to 75.5 percent for 512K cache; for a unified cache the numbers are 18.8 and 55.4 percent, respectively. The average data cache dirtiness we found is higher than the averages reported in [Smi85, TS89], but our workload and cache sizes are much larger. Our study did confirm the general trend that larger cache sizes have a larger percentage of dirty evicted blocks.

Our results show that the average fraction of sector dirtiness falls with decreasing subsector size (Figure 4 for unified caches, Figure 5 for data caches). In a normal (non-sectored) cache, a write to any word of a block requires that the entire block be written back. For a sector cache, only the modified subsectors need to be written back. In some cases, the use of a sector cache can significantly reduce the write traffic. As an extreme case, consider a 4K unified cache with a 512-byte sector; in this case, the sector has a 25.5 percent chance of some part of it being written during its short duration in the cache, but when it is possible to detect writes with single word granularity, on the average only a very small portion of the

dirty sectors are actually dirty (3.98 percent or 5.09 words out of 128 words possible).

With the values for the eviction of dirty data determined here and the DTMRs developed in the previous section, we create the design target traffic ratios in the next section.

#### 3.4.2 Design Target Traffic Ratio

Desi	gn T	arget Tr	affic Rat				tion, and	d Data S	Sector C	aches
					tor Size					
Siz			ified Ca			uction (			ata Cacl	
Cache	SS	16	64	256	16	64	256	16	64	256
4 K	4	0.43971	0.47837	0.66968	0.35029	0.42682	0.57524	0.43014	0.40656	0.44220
	16	0.57021	0.63952	0.92557	0.40000	0.50313	0.68678	0.59633	0.59894	0.70558
	64		1.12001	1.72019		0.68800	0.95983		1.18020	1.62563
	256			4.14295			1.58479			4.57462
8 K	4	0.30758	0.31760	0.38552	0.21360	0.24644	0.33554	0.35708	0.38646	0.37063
	16	0.38975	0.40794	0.51505	0.24000	0.28227	0.39229	0.48619	0.53767	0.55683
	64		0.64060	0.91506		0.36800	0.53413		0.91228	1.24242
	256			2.09616			0.86577			3.43469
16K	4	0.24190	0.24168	0.28399	0.18123	0.20632	0.25304	0.27429	0.28518	0.31075
	16	0.30102	0.30473	0.37136	0.20000	0.23112	0.28962	0.36834	0.38977	0.45466
	64		0.45642	0.61856		0.28800	0.37625		0.62060	0.88094
	256			1.31381			0.56107			2.14069
32K	4	0.16781	0.15334	0.18900	0.10940	0.11222	0.14058	0.19905	0.19980	0.23586
	16	0.20719	0.19208	0.24063	0.12000	0.12694	0.16131	0.25249	0.26201	0.32267
	64		0.28901	0.36525		0.16000	0.20804		0.42004	0.52580
	256			0.66149			0.30317			1.00085
64K	4	0.12592	0.11706	0.12070	0.07641	0.08614	0.12448	0.14979	0.14798	0.15937
	16	0.15188	0.14562	0.15272	0.08485	0.09483	0.14151	0.18832	0.19588	0.21413
	64		0.21360	0.23271		0.11314	0.17929		0.31101	0.35466
	256			0.39462			0.25595			0.63004
128K	4	0.09471	0.09026	0.09779	0.05251	0.05517	0.07247	0.10899	0.12194	0.13756
	16	0.11593	0.11240	0.12373	0.06000	0.06325	0.08340	0.13454	0.15366	0.17758
	64		0.16129	0.18446		0.08000	0.10622		0.22307	0.27305
	256			0.29187			0.14967			0.44253
256K	4	0.07034	0.07018	0.07776	0.03700	0.03882	0.05370	0.08063	0.09748	0.11468
	16	0.08440	0.08527	0.09566	0.04243	0.04464	0.06186	0.09637	0.11840	0.14235
	64		0.11656	0.13434		0.05657	0.07871		0.16019	0.20194
	256			0.19396			0.11018			0.29194
512K	4	0.05276	0.05564	0.06273	0.02606	0.02713	0.03889	0.06015	0.07868	0.09679
	16	0.06163	0.06568	0.07501	0.03000	0.03139	0.04484	0.06919	0.09198	0.11516
1	64		0.08465	0.09915		0.04000	0.05707		0.11562	0.14988
	256			0.13354			0.07902			0.19781

Table 8: Design target traffic ratios. This shows the effectiveness of the cache in reducing bus traffic (fetch and write-back).

The traffic ratio measures the effectiveness of the cache in reducing the processor's bus bandwidth demands. Table 21 in Appendix A (sampled here in Table 8) shows the design target traffic ratios over the experimental cache space. These ratios include the traffic brought into the cache on a cache miss (demand fetches) as well as write-back traffic caused by the eviction of dirty sectors from the cache. The traffic ratio is calculated by multiplying the miss ratio by the number of words that are transferred to fulfill a cache miss and multiplying by a value to factor in the write-back traffic caused by evicted subsectors.

Our measurements assume that each unbuffered reference would fetch a four-byte word from memory and each cache miss fetches a subsector from main memory. A traffic ratio less than 1.0 indicates that the cache aids in reducing memory traffic, meaning that subsectors reside in the cache long enough to overcome the penalty for reading (and writing back of dirty subsectors) from memory in multi-word units. As would be expected, single word subsectors generate the least amount of traffic for all cache sizes. Only the words actually demanded are brought into the cache, and dirtiness can be measured with extreme precision for write-backs to memory.

The average number of times that the subsector is accessed must be more than the number of words in the subsector, or the cache is fetching too many useless bytes and degrading system performance. Large sectors in conjunction with small cache sizes (regardless of subsector size) result in extremely poor traffic ratios, which may not be directly obvious by examination of the miss ratios.

Large fetch (subsector) sizes for smaller caches are particularly ineffective, because the information brought into the cache cannot be properly exploited before it is ejected to make room for other demanded information. This is analogous to the thrashing that takes place when the working set of pages for a process in virtual memory does not fit in physical memory. In the case of sector caches, the inflexible assignment of multiple subsectors to an address tag exacerbates the problem.

The lowest amount of fetch traffic for a given sector size always corresponds to the smallest subsector size. The traffic ratio increases with both sector and subsector size and decreases with cache size. However, the lowest levels of fetch traffic per memory reference do not necessarily correspond to the best system performance. The spatial locality of reference and the overhead of initiating bus access operations must be taken into account and balanced with the time to fetch the subsector.

As will be seen more clearly below, small fetch sizes are best for systems with low memory access latency or for information with poor spatial locality (such as data). As the bus latency increases, larger fetch sizes show better performance. Large fetches are preferred for information streams with good spatial locality (e.g., instructions).

## 4 Implementation-Dependent Results

Given the implementation—independent statistics calculated in the previous section, we develop further statistics that depend on memory bus timing, such as design target bus utilization and memory delay to aid in characterizing the performance of sector caches. After looking at the basic characteristics of sector caches, we pose and answer the following question: under what circumstances are sector caches useful? How would a designer evaluate the trade—offs for the various cache organizations? Using memory delay as the primary metric, we evaluate the best designs for single and two level cache systems given a certain transistor budget.

#### 4.1 Bus Utilization

Desig	gn Ta	rget Bu	s Utiliza	tion for	Unified	, Instru	ction an	d Data	Sector (	Caches
					tor Size					
Siz		Un	ified Ca		Instr	uction (	Cache	D	ata Cac	he
Cache	ss	16	64	256	16	64	256	16	64	256
4 K	4	0.89083	0.89352	0.92543	0.85122	0.87455	0.90381	0.86108	0.84529	0.86052
	16	0.77844	0.78644	0.85087	0.67033	0.71891	0.77734	0.74499	0.73197	0.77317
	64		0.76611	0.85592		0.60973	0.68550		0.73484	0.81346
	256			0.97767			0.71301			0.94744
8 K	4	0.84030	0.83393	0.86484	0.77722	0.80100	0.84569	0.82888	0.82631	0.82919
	16	0.68884	0.67681	0.73606	0.54955	0.58931	0.66601	0.68663	0.68649	0.71183
	64		0.61452	0.71378		0.45524	0.54811		0.64896	0.74176
	256			0.85006			0.57578			0.88738
16K	4	0.79494	0.78465	0.81169	0.74748	0.77116	0.80518	0.78612	0.77621	0.78643
	16	0.61501	0.59782	0.64455	0.50413	0.54020	0.59551	0.62180	0.60661	0.64356
	64		0.51706	0.59278		0.39541	0.46074		0.54583	0.64222
	256			0.70845			0.46797			0.78107
32K	4	0.71274	0.68344	0.72933	0.64118	0.64701	0.69662	0.71060	0.69585	0.73120
	16	0.50468	0.46799	0.52504	0.37888	0.39219	0.45055	0.51467	0.49840	0.54763
	64		0.38776	0.44613		0.26650	0.32085		0.43882	0.49225
	256			0.52304			0.32216			0.58755
64K	4	0.63911	0.61236	0.62028	0.55516	0.58454	0.67031	0.63270	0.61493	0.62682
	16	0.41754	0.39062	0.40026	0.30135	0.32526	0.41839	0.43009	0.41571	0.42904
	64		0.31104	0.32678		0.20440	0.28934		0.35946	0.38193
	256			0.37790			0.28635			0.45637
128K	4	0.54950	0.52615	0.54590	0.46170	0.47401	0.54205	0.55376	0.56254	0.58695
	16	0.33875	0.31362	0.33077	0.23372	0.24329	0.29773	0.35182	0.35248	0.37770
	64		0.24168	0.26119		0.15374	0.19433		0.28153	0.31459
	256			0.29154			0.19005			0.35826
256K	4	0.46734	0.45534	0.47929	0.37666	0.38802	0.46728	0.47601	0.50282	0.53812
	16	0.26948	0.25288	0.26955	0.17741	0.18496	0.23923	0.28258	0.29289	0.32287
	64		0.18526	0.19969		0.11383	0.15163		0.21847	0.24837
	256			0.20885			0.14728			0.26100
512K	4	0.38968	0.38990	0.41704	0.29859	0.30708	0.38845	0.40075	0.44423	0.49036
	16	0.21108	0.20242	0.21903	0.13232	0.13759	0.18564	0.22254	0.24027	0.27372
	64		0.14027	0.15251		0.08327	0.11473		0.16661	0.19299
	256			0.15125			0.11023			0.18879

Table 9: Design target bus utilization. This assumes 15 cycle memory response overhead, then 3 cycles for each word transferred.

As seen in section 3.4, using the smallest subsectors minimizes the bus traffic, as measured by the traffic ratio. However, minimizing the data transferred over the bus does not necessarily minimize the number of bus cycles needed, as noted in [Smi87]. For each bus

transaction there are a number of overhead (transaction startup) cycles during which the bus is occupied, regardless of the size of data transferred during the transaction.


Our model assumes a non-split-transaction bus using burst mode data transfers. Burst mode transactions (e.g., Futurebus [Can90]) allow a cluster of memory locations (subsectors) to be transferred from main memory by specifying only the address of the first location. Thus the transfer time of a subsector grows sub-linearly with the size of the cluster.

Bus transactions can be modeled as consisting of two phases: address and response. The address phase includes contending for the bus and sending the initial address of the burst transfer to main memory. The duration of the response phase is directly proportional to the size of data being moved, whereas the duration of the initial address phase is the same regardless of the transfer size. The bus is occupied and the processor is stalled until this last phase completes, assuming non–split–transaction bus accesses and a non–blocking cache.

Calculation of bus utilization (Table 9, full size in Table 22 in Appendix A, displayed in Figures 6 and 7 here and Figures 13–16 in Appendix A) requires the introduction of implementation—dependent values to determine the fraction of time the bus is occupied. We model bus utilization using the following assumptions: the bus is busy during the address phase (15 cycles) and the data transfer (one word every 3 cycles). This is equivalent to a 300 MHz processor on a 100 MHz memory bus accessing DRAMs with 5 memory bus cycles to receive the first word, and 1 cycle for each additional word (multiplied by 3 to express it in processor cycle times).

These values will of course vary depending on implementation but are used for purposes of illustration. The numbers from Table 9 (and Table 22) were calculated by dividing the total bus occupancy time by the total workload execution time (including cache miss induced processor stalls). The bus utilization includes the time to write back evicted subsectors to memory. Note that we assume a write-back buffer, so that the processor is not delayed while waiting for the copy-back of a dirty subsector ([TS95] supports this assumption). This assumption may be slightly optimistic for small caches with high miss ratios.

An examination of (Figures 6 and 7) shows that the lowest bus utilizations tend to be obtained with small subsector sizes, with the best subsector size increasing with cache size. Instruction caches perform best with larger subsectors due to the better spatial locality of the instruction stream. As noted in [Prz90a], the best subsector size of the instruction stream






Figure 6: Unified cache design target bus utilization, cache sizes 4K, 16K, 64K, 256K; 15 cycle latency, 3 cycles per word.

Figure 7: Unified cache design target bus utilization, cache sizes 8K, 32K, 128K, 512K; 15 cycle latency, 3 cycles per word.

is about two times that of the data stream, which is borne out here. The best unified cache fetch size for minimizing bus utilization falls in between that of instruction and data streams.

The bus utilization (Table 9, Figures 6 and 7) hits an extreme with the largest sectors (exceeding 97 percent in the worst case: 4K unified cache). For most reasonable choices of cache, sector and subsector size, the bus utilization ranges from 15 to 75 percent, generally larger for unified and data caches (instruction caches have no write—back traffic). For the best choices among the largest caches, the bus utilization ranges from about 14 to 20 percent. Using a subsector half the size of the sector works well; further reductions in subsector size often lead to an increase in the bus utilization because the fetch size was too small to take advantage of spatial locality of the information stream, causing repeated cache misses and fetches for pieces of the same sector.

Although bus data traffic is always minimized with the smallest subsector size, the best choice of subsector size for minimal bus utilization increases with the cache size due to the larger chance that the data will reside in the cache long enough to be referenced.

### 4.2 Design Target Delay

The real performance metric for a memory system is the effective memory access time, also called the average memory access delay. The access delay in an n-level cache hierarchy can be modeled as

$$t_{amad} = 1 + \sum_{i=1}^{n} t_i * mr_i(L_i)$$
(8)

with  $mr_i(L_i)$  the miss ratio (a function of  $L_i$ , the transfer size) at cache level i with respect to the processor, i.e., that is the fraction of all memory references satisfied by a hit at that level, and  $t_i$  the penalty for fulfilling the miss from level i in the memory hierarchy. This is the generalized version of Equations 2 and 3 for a multilevel hierarchy. This timing assumes that a hit or determining that a miss has occurred in the on-chip cache takes 1 processor cycle. The miss penalty time is a function of the fetch size (subsector size)  $L_i$ , the latency  $a_i$  (cycles until the first word is ready in memory level i + 1 for transfer),  $d_i$  the data width to the next level of memory, and  $c_i$  the additional time to transmit  $d_i$  bytes. The miss penalty is stated by:

$$t_i = a_i + c_i * (L_i/d_i). \tag{9}$$

These simple models ignore such features as queueing delays and stalls due to evicted sector write—backs, but these factors are small for uniprocessor systems [TS95]. This delay model assumes, as before, a burst transfer mode that allows a single address transaction followed by a burst transfer of the number of data words requested.

Memory access delay is a particularly good index of performance because it takes into account the miss ratio and the traffic induced by each miss. However, it is highly dependent on the time to transfer a new subsector into the cache. The subsector size that minimizes the delay for a given cache and sector size is dependent on the timing as well. As noted in [Smi87], the optimum delay is a function of the ratio  $a_i/c_i$  (but not of either term independently). When this ratio is small, smaller subsectors are preferable because the incremental cost of reading more bytes is large compared to the improved performance that spatial locality provides for larger fetches. When the ratio  $a_i/c_i$  is large, the marginal cost of each additional byte fetched is small, making large subsectors the better choice. An important point to note is that the subsector size that minimizes average delay (or bus utilization) is significantly

	De	sign Ta	rget De	lay (6 C	Cycles C	verhea	d, 1 Cy	cle Per	Word)	
				Sec	tor Size	(Bytes)				
Size	е	Uni	ified Ca	$_{ m che}$	Instr	uction (	Cache	D	ata Cac	he
Cache	SS	16	64	256	16	64	256	16	64	256
4K	4	3.63741	3.95844	5.21452	3.45206	3.98777	5.02667	3.00719	2.95576	3.13513
	16	2.20000	2.38772	3.03018	2.00000	2.25783	2.71696	2.00000	2.04953	2.24320
	64		2.29800	2.99618		1.94600	2.31977		2.18800	2.62118
	256			4.68068			2.73336			4.70716
16 K	4	2.37867	2.40743	2.70071	2.26863	2.44425	2.77131	2.27785	2.33333	2.43635
	16	1.60000	1.62233	1.78314	1.50000	1.57780	1.72406	1.60000	1.64246	1.76895
	64		1.50600	1.71369		1.39600	1.51734		1.57200	1.88212
	256			2.20825			1.61367			2.82990
64K	4	1.66623	1.62780	1.66435	1.53486	1.60299	1.87136	1.62495	1.62182	1.67515
	16	1.28284	1.27480	1.29722	1.21213	1.23707	1.35378	1.28284	1.29657	1.32946
	64		1.21779	1.24643		1.15556	1.24653		1.26446	1.31076
	256			1.33395			1.27994			1.46357
256K	4	1.33032	1.33501	1.37753	1.25897	1.27174	1.37593	1.32951	1.40125	1.47494
	16	1.14142	1.14501	1.16531	1.10607	1.11161	1.15465	1.14142	1.17525	1.21239
	64		1.10889	1.12737		1.07778	1.10822		1.13223	1.16858
	256			1.14715			1.12050			1.19753

Table 10: Design target average memory access delay for unified, instruction, and data caches, sampled over the test space, 6 cycle memory overhead. SS is the subsector size in bytes.

smaller than the subsector size that minimizes the miss ratio. Designs based on minimizing the miss ratio are unlikely to perform very well. For example, 512-byte subsectors have the best miss ratios for all but the smallest caches. However, designs using 512-byte subsectors experience high levels of traffic and memory delay for the cache sizes under examination.

Tables 10 and 11 show a sampling of the various cache designs, using design target delays for 6– and 15–cycle startup latencies, with 1 cycle per word transfer rates (full size versions can be found in Tables 23 and 24 in Appendix A). These values can be computed using the information in Table 6 and Equations 8 and 9. For a given cache size, the best choice to reduce the memory delay is always a non–sector organization. However, there are a few choices that could greatly reduce the number of tag bits to control the cache with only a slight impact on performance. For example, in Table 10 a 64K byte unified cache with 256–byte sectors and 64-byte subsectors performs almost as well as a cache using a 64-byte block (delay 1.24 vs. 1.21), but uses approximately one fourth the number of tag bits. However, compared to the number of bits to implement the entire cache, the reduction is somewhat modest (saving 4.12K bytes or about 6 percent), while decreasing the speed by about 2.5

	De	esign Ta	rget De	elay (15	Cycles (	Overhea	d, 1 Cyc	le Per	Word)	
				$\mathbf{Sec}$	tor Size	(Bytes)				
Size	9	Un	ified Ca	ache	Instr	uction	Cache	D	ata Cac	he
Cache	SS	16	64	256	16	64	256	16	64	256
4K	4	7.02836	7.76215	10.63318	6.60470	7.82919	10.20381	5.58787	5.47032	5.88029
	16	3.28000	3.63666	4.85735	2.90000	3.38988	4.26222	2.90000	2.99411	3.36208
	64		2.82900	3.81280		2.33300	2.85968		2.67400	3.28440
	256			5.15391			2.95622			5.18380
16K	4	4.15125	4.21699	4.88734	3.89973	4.30114	5.04871	3.92081	4.04762	4.28309
	16	2.14000	2.18242	2.48797	1.95000	2.09782	2.37571	2.14000	2.22067	2.46101
	64		1.71300	2.00566		1.55800	1.72899		1.80600	2.24299
	256			2.36360			1.69257			3.06517
64K	4	2.52281	2.43497	2.51852	2.22254	2.37826	2.99168	2.42846	2.42129	2.54321
	16	1.53740	1.52213	1.56472	1.40305	1.45044	1.67218	1.53740	1.56349	1.62598
	64		1.30688	1.34724		1.21920	1.34738		1.37265	1.43789
	256			1.37689			1.31594			1.52317
256K	4	1.75502	1.76573	1.86291	1.59192	1.62111	1.85927	1.75316	1.91714	2.08558
	16	1.26870	1.27552	1.31408	1.20153	1.21206	1.29384	1.26870	1.33298	1.40355
	64		1.15344	1.17947		1.10960	1.15250		1.18632	1.23754
	256			1.16607			1.13600			1.22292

Table 11: Design target average memory access delay for unified, instruction, and data caches, sampled over the test space, 15 cycle memory overhead. SS is the subsector size in bytes.

#### percent.

Determining the best performance for a given number of bits (Tables 25 and 26 in Appendix A), the performance improvement from choosing a sector cache organization for a single level cache is generally on the order of 2 percent or less for reasonably sized caches. We can conclude that sector caches show very little advantage for on-chip caches. Designers were justified in abandoning sector caches for single level caches.

## 4.3 Two-Level Cache Designs

As shown above, sector caches seldom yield significant improvements for single level caches, but as we show in this section, they can be quite useful in a system with a two (or multi) level cache. In such a multilevel system, the first level is usually fairly small, and the second level can typically be made quite large. It is helpful in a multilevel cache to have the tags for the second level present at the first level, since this can save several cycles in processing a reference that misses at the first level, and then either hits or misses at the

	Processor Configurations for Current Microprocessors  Processor Frequency Memory Bus Freq. DRAM Tech. Burst Mode Virtual Address											
Processor	Frequency	Memory Bus Freq.	DRAM Tech.	Burst Mode	Virtual Address							
Alpha 21164	$600 \mathrm{MHz}$	$100\mathrm{MHz}$	SDRAM	5-1-1-1	44 Bits							
UltraSparc II	336MHz	$66\mathrm{MHz}$	EDO	5-2-2-2	44 Bits							
Pentium	$266\mathrm{MHz}$	$66\mathrm{MHz}$	EDO	5-2-2-2	32 Bits							
Pentium II	$400 \mathrm{MHz}$	$100\mathrm{MHz}$	SDRAM	5-1-1-1	32 Bits							
MIPS R10000	$250\mathrm{MHz}$	$100\mathrm{MHz}$	SDRAM	5-1-1-1	44 Bits							

Table 12: Processor configurations derived from vendor information.

second level. The useful feature of a sector cache in this case is that the data arrays for a large off-chip cache can be controlled by a relatively small number of on-chip tag bits. For example, the address tag and other overhead bits for a 512K instruction cache using 64-byte blocks requires 44K bytes to implement. By using a sectored organization with 512-byte sectors and 64-byte subsectors, only 6.03K bytes are needed to manage the cache. The savings in the number of bits required to manage a second level cache of a given size can then be used to increase the size of the first level cache; alternately, a larger second level cache can be used than could have been managed with the non-sector design. To evaluate two level cache systems, we will examine how to divide on-chip resources between the first level cache and the tags for the second level cache.

To compare various choices for two-level caches, we assume that the startup latency to access main memory is 24 (processor) cycles, with a bandwidth of one word (four bytes) every four cycles. This assumes that the processor speed is four times the memory bus speed, as it is for current systems such as the Pentium and Pentium II (Table 12). This value falls in between ratio of processor speed to memory bus speeds of the Alpha 21164 (6x) and the MIPS R10000 (2.5x) (Table 12).

A level-one miss causes an access to the level-two cache, requiring a startup time of one cycle, with two words (64 bits) transferred per cycle. This is a 2–1–1–1 burst mode transfer from the level-two cache to the level-one cache on a level-one cache miss (two cycles to receive the first word, one word each cycle after). This setup assumes that the second level cache is interposed between the first level cache and the memory bus (serial organization, as in Figure 8c). One other possible two–level cache organization (parallel cache), uses the memory bus for all L1 and L2 miss transactions, which is slower than the serial organization. The trade–offs between these two organizations can be found in [APB92].

		Design Target Two	Two Level Unified Cache Average Memory Access Delay	erage Memory Access	Delay	
On-Chip	Tags Only	Tags Only	Single Level	Single Level	Two-level	Two-level
Bits Used	On Chip	On Chip	On-Chip	On-Chip	Normal	Sector
(A.Dytes)	1 336 62 64K 256/256	Sector 4.094 c2 64K 256/128	28.000 c1 0K 0/0	28:000 c1 0K 0/0	4.836 c2 64K 256/256	4.094 c2 64K 256/128
1 69		3.898 c2 128K 512/64	28.000 c1 0K 0/0	28.000 cl 0K 0/0	4.836 c2 64K 256/256	3.898 c2 128K 512/64
2.13	N	3.898 c2 128K 512/64	$\circ$			128K
2.69	1	3.587 c2 256K 512/128	28.000 c1 0K 0/0	28.000 cl 0K 0/0	3.801 c2 256K 512/512	3.587 c2 256K 512/128
3.39		3.560 c2 256K 512/64	$28.000 c1 0  ext{K} 0/0$	28.000 c1 0K 0/0	3.801 c2 256K 512/512	3.560 c2 256K 512/64
4.27	256K	3.560 c2 256K 512/64	8.600 c1 4K 128/128	<b>6.641</b> c1 4K 128/32	3.801 c2 256K 512/512	3.560 c2 256K 512/64
5.37	8.491 c2 512K 512/512	8.896 c2 512K 512/128	<b>5.592</b> c1 4K 32/32	<b>5.592</b> c1 4K 32/32	<b>3.23</b> 6 c1 4K 128/128 c2 64K 256/256	2.665 c1 4K 64/32 c2 64K 512/64
6.77	3.491 c2 512K 512/512	3.393 c2 512K 512/64	<b>5.592</b> c1 4K 32/32	<b>5.592</b> c1 4K 32/32	2.391 c1 4K 64/64 c2 256K 512/512	2.192 c1 4K 64/32 c2 256K 512/256
8 8 8	8 491 c9 519W 519/519	3 393 c2 512K 512/64	4 800 c1 8K 128/128	3 968 c1 8K 128 /32	2.281 c1 4K 16/16	2.040 c1 4K 16/16
0.00		0.000 CZ 31ZN 31Z/04	4.000 CI ON 120/120	0.00 CI ON 120/02	c2 256K 512/512	c2 256K 512/64
10.75	<b>3.396</b> c2 512K 256/256	<b>3.3</b> 66 c2 512K 256/64	<b>3.8</b> 00 c1 8K 32/32	<b>3.8</b> 00 c1 8K 32/32	1. <b>971</b> c1 4K 16/16 c2 512K 512/512	1.876 c1 4K 16/16 c2 512K 512/128
13.54	8.396 c2 512K 256/256	<b>3.3</b> 66 c2 512K 256/64	<b>3.8</b> 00 c1 8K 32/32	<b>3.8</b> 00 c1 8K 32/32	1.821 c1 8K 64/64 c2 512K 512/512	1.714 c1 8K 128/32 c2 512K 512/128
17.06	3.396 c2 512K 256/256	3.366 c2 512K 256/64	3.432 cl 16K 128/128	3.124 cl 16K 128/64	1.791 c1 8K 32/32 c2 512K 512/512	1.693 c1 8K 32/32 c2 512K 512/64
21.50	3.342 c2 512K 128/128	8.342 c2 512K 128/128	3.016 cl 16K 32/32	3.016 cl 16K 32/32	1.696 c1 8K 32/32 c2 512K 256/256	1.658 cl 16K 128/32 c2 512K 512/256
27.08	8.342 c2 512K 128/128	3.342 c2 512K 128/128	3.016 cl 16K 32/32	3.016 cl 16K 32/32	1.626 cl 16K 64/64 c2 512K 256/256	1.589 c1 16K 64/32 c2 512K 256/128
34.12	<b>3.342</b> c2 512K 128/128	8.842 c2 512K 128/128	2.368 cl 32K 128/128	2.221 cl 32K 128/64	1.612 c1 16K 32/32 c2 512K 256/256	1.582 c1 16K 32/32 c2 512K 256/64
42.99	3.308 c2 512K 64/64	3.308 c2 512K 64/64	2.232 cl 32K 64/64	2.221 cl 32K 128/64	1.558 c1 32K 128/128 c2 512K 256/256	1.500 c1 32K 128/32 c2 512K 256/128
54.17	3.308 c2 512K 64/64	3.308 c2 512K 64/64	2.232 cl 32K 64/64	2.221 cl 32K 128/64	1.482 cl 32K 64/64 c2 512K 128/128	1.475 cl 32K 128/32 c2 512K 128/128
68.25	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.967 c1 64K 128/128	1.887 c1 64K 128/64	1.482 cl 32K 64/64 c2 512K 128/128	1.475 cl 32K 128/32 c2 512K 128/128
85.98	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.871 c1 64K 64/64	1.871 c1 64K 64/64	1.448 c1 32K 64/64 c2 512K 64/64	1.440 c1 64K 128/32 c2 512K 128/128
108.33	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.871 c1 64K 64/64	1.871 c1 64K 64/64	1.407 c1 64K 64/64 c2 512K 64/64	1.406 c1 64K 64/32 c2 512K 64/64
136.49	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.684 cl 128K 128/128	1.645 cl 128K 128/64	1.407 c1 64K 64/64 c2 512K 64/64	1.406 c1 64K 64/32 c2 512K 64/64
171.97	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.616 cl 128K 64/64	1.616 cl 128K 64/64	1.407 c1 64K 64/64 c2 512K 64/64	1.380 c1 128K 128/32 c2 512K 64/64
216.67	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.616 cl 128K 64/64	1.616 cl 128K 64/64	1.378 cl 128K 64/64 c2 512K 64/64	1.378 c1 128K 64/32 c2 512K 64/64
272.98	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.484 cl 256K 128/128	1.471 cl 256K 128/64	1.378 cl 128K 64/64 c2 512K 64/64	1.378 c1 128K 64/32 c2 512K 64/64
343.94	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.486 cl 256K 64/64	1.486 cl 256K 64/64	1.857 cl 256K 64/64 c2 512K 64/64	1.357 cl 256K 64/64 c2 512K 64/64
433.33	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.436 cl 256K 64/64	1.436 cl 256K 64/64	1.357 cl 256K 64/64 c2 512K 64/64	1.357 cl 256K 64/64 c2 512K 64/64
545.97	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.342 cl 512K 128/128	1.342 cl 512K 128/128	1.357 c1 256K 64/64 c2 512K 64/64	1.357 cl 256K 64/64 c2 512K 64/64
687.88	3.308 c2 512K 64/64	3.308 c2 512K 64/64	1.308 cl 512K 64/64	1.308 cl 512K 64/64	1.343 cl 512K 64/64 c2 512K 64/64	1.343 cl 512K 64/64 c2 512K 64/64

Table 13: Comparison of the best performing caches for various unified cache organizations. Each entry shows the following information: memory delay, first (c1) and/or second (c2) level cache size, and sector/subsector size, in bytes.

		Design Target Two Le	evel Instruction Cache	Average Memory Acce	ss Delay	
On-Chip	Tags Only	Tags Only	Tags Only Single Level Single Level Tv	Single Level	Two-level	Two-level
(K Bytes)	Normal	Sector	Normal	Sector	Normal	Sector
1.34	3.873 c2 128K 512/512	3.669 c2 128K 512/128	28.000 cl 0K 0/0	28.000 c1 0K 0/0	3.873 c2 128K 512/512	3.669 c2 128K 512/128
1.69	X	3.654 c2 128K 512/64	28.000 c1 0K 0/0	28.000 c1 0K 0/0	3.873 c2 128K 512/512	3.654 c2 128K 512/64
2.13	X	8.654 c2 128K 512/64	28.000 cl 0K 0/0	28.000 c1 0K 0/0	8.873 c2 128K 512/512	
2.69	c2 256K	c2 256K	28.000 c1 0K 0/0	28.000 c1 0K 0/0	8.641 c2 256K 512/512	3.492 c2 256K 512/64
3.39	8.641 c2 256K 512/512	8.492 c2 256K 512/64	28.000 c1 0K 0/0	$28.000 c1 0 { m K} 0/0$	8.641 c2 256K 512/512	3.492 c2 256K 512/64
4.27	8.641 c2 256K 512/512	3.492 c2 256K 512/64	<b>5.8</b> 64 c1 4K 128/128	5.473 c1 4K 128/64	8.641 c2 256K 512/512	3.492 c2 256K 512/64
5.37	8.482 c2 256K 256/256	8.384 c2 512K 512/64	4.528 c1 4K 32/32	<b>4.528</b> c1 4K 32/32	2.449 c1 4K 128/128 c2 128K 512/512	<b>2.248</b> c1 4K 128/64 c2 128K 512/256
6.77	3.482 c2 256K 256/256	3.384 c2 512K 512/64	4.528 c1 4K 32/32	4.528 c1 4K 32/32	2.071 c1 4K 64/64 c2 256K 512/512	1.930 c1 4K 64/64
O Z	9 163 C 29 C 29 C 29 C	19 084 C 13 V E 13 VEA	9 199 1 8U 108 1109	19/801 718 12 886 8	2.019 c1 4K 32/32	1.870 c1 4K 32/32
0.00	CZ 200	9:904 CZ SIZN SIZ/04	9:497 CI ON 170/170	9.200 CI ON 120/04	c2 256K 512/512	c2 256K 512/64
10.75	<b>3.3</b> 46 c2 512K 256/256	<b>3.31</b> 4 c2 512K 256/64	3.024 cl 8K 64/64	$3.024\ { m c1}\ { m 8K}\ { m 64/64}$	<b>1.8</b> 60 c1 4K 32/32 c2 256K 256/256	1.760 c1 8K 128/64 c2 256K 512/128
13.54	8.346 c2 512K 256/256	8.314 c2 512K 256/64	3.024 cl 8K 64/64	3.024 cl 8K 64/64	1.711 c1 8K 32/32 c2 512K 512/512	1.618 c1 8K 64/64 c2 512K 512/128
17.06	3.346 c2 512K 256/256	8.314 c2 512K 256/64	2.824 cl 16K 128/128	2.776 cl 16K 128/64	1.634 c1 8K 128/128 c2 512K 256/256	1.606 cl 8K 128/64 c2 512K 256/256
21.50	3.266 c2 512K 128/128	3.263 c2 512K 128/64	2.584 cl 16K 64/64	2.584 cl 16K 64/64	1.568 c1 8K 32/32 c2 512K 256/256	1.536 c1 8K 32/32 c2 512K 256/64
27.08	8.266 c2 512K 128/128	8.263 c2 512K 128/64	2.584 cl 16K 64/64	2.584 cl 16K 64/64	1.488 c1 8K 32/32 c2 512K 128/128	1.485 c1 8K 32/32 c2 512K 128/64
34.12	8.266 c2 512K 128/128	8.268 c2 512K 128/64	2.064 cl 32K 128/128	2.040 cl 32K 128/64	1.482 c1 16K 128/128 c2 512K 128/128	1.468 c1 16K 128/64 c2 512K 128/128
42.99	3.220 c2 512K 64/64	3.220 c2 512K 64/64	1.880 cl 32K 64/64	1.880 cl 32K 64/64	1.440 c1 16K 32/32 c2 512K 128/128	1.482 c1 32K 128/64 c2 512K 256/64
54.17	3.220 c2 512K 64/64	<b>3.22</b> 0 c2 512K 64/64	1.880 cl 32K 64/64	1.880 cl 32K 64/64	1.366 cl 32K 64/64 c2 512K 128/128	1.363 cl 32K 64/64 c2 512K 128/64
68.25	3.220 c2 512K 64/64	<b>3.220</b> c2 512K 64/64	1.752 cl 64K 128/128	1.752 cl 64K 128/128	1.866 cl 32K 64/64 c2 512K 128/128	1.338 c1 32K 128/64 c2 512K 64/64
85.98	3.220 c2 512K 64/64	3.220 c2 512K 64/64	1.622 cl 64K 64/64	1.622 cl 64K 64/64	1.820 cl 32K 64/64 c2 512K 64/64	1.320 cl 32K 64/64 c2 512K 64/64
108.33	3.220 c2 512K 64/64	<b>3.220</b> c2 512K 64/64	1.622 c1 64K 64/64	1.622 cl 64K 64/64	1.291 c1 64K 64/64 c2 512K 64/64	1.291 c1 64K 64/64 c2 512K 64/64
136.49	3.220 c2 512K 64/64	3.220 c2 512K 64/64	1.532 cl 128K 128/128	1.523 cl 128K 128/64	1.291 cl 64K 64/64 c2 512K 64/64	1.291 cl 64K 64/64 c2 512K 64/64
171.97	3.220 c2 512K 64/64	3.220 c2 512K 64/64	1,440 cl 128K 64/64	1.440 cl 128K 64/64	1.270 cl 128K 64/64 c2 512K 64/64	1.270 cl 128K 64/64 c2 512K 64/64
216.67	3.220 c2 512K 64/64	3.220 c2 512K 64/64	1.440 cl 128K 64/64	1.440 cl 128K 64/64	1.270 cl 128K 64/64 c2 512K 64/64	1.270 cl 128K 64/64 c2 512K 64/64
272.98	8.220 c2 512K 64/64	<b>3.22</b> 0 c2 512K 64/64	1.376 cl 256K 128/128	1.372 cl 256K 128/64	1.270 cl 128K 64/64 c2 512K 64/64	1.270 cl 128K 64/64 c2 512K 64/64
343.94	3.220 c2 512K 64/64	<b>3.220</b> c2 512K 64/64	1.311 cl 256K 64/64	1.311 cl 256K 64/64	1.255 cl 256K 64/64 c2 512K 64/64	1.255 cl 256K 64/64 c2 512K 64/64
433.33	3.220 c2 512K 64/64	<b>3.220</b> c2 512K 64/64	1.311 cl 256K 64/64	1.311 cl 256K 64/64	1.255 cl 256K 64/64 c2 512K 64/64	1.255 cl 256K 64/64 c2 512K 64/64
545.97	3.220 c2 512K 64/64	<b>3.22</b> 0 c2 512K 64/64	1.266 cl 512K 128/128	1.263 cl 512K 128/64	1.255 cl 256K 64/64 c2 512K 64/64	1.255 cl 256K 64/64 c2 512K 64/64
687.88	8.220 c2 512K 64/64	<b>3.22</b> 0 c2 512K 64/64	1.220 cl 512K 64/64	1.220 cl 512K 64/64	1.245 cl 512K 64/64 c2 512K 64/64	1.245 cl 512K 64/64 c2 512K 64/64

Table 14: Comparison of the best performing caches for various instruction cache organizations. Each entry shows the following information: memory delay, first (c1) and/or second (c2) level cache size, and sector/subsector size, in bytes.

		Design Target Tw	Design Target Two Level Data Cache Average Memory Access Delay	rage Memory Access D	elay	
On-Chip	Tags Only	Tags Only	Single Level	Single Level	Two-level	Two-level
(KBvtes)	On Chip Normal	Sector	On-Chip Normal	On-Chip Sector	Normal	Sector
1.34	4.824 c2 32K 128/128	4.308 c2 64K 512/32	28.000 c1 0K 0/0	28.000 cl 0K 0/0	4.824 c2 32K 128/128	4.308 c2 64K 512/32
1.69	1	4.065 c2 128K 512/64	28.000 c1 0K 0/0	28.000 c1 0K 0/0	4.824 c2 32K 128/128	4.065 c2 128K 512/64
2.13	4.824 c2 32K 128/128	4.038 c2 128K 512/32	28.000 c1 0K 0/0	28.000 c1 0 K 0/0	4.824 c2 32K 128/128	4.038 c2 128K 512/32
2.69	4.092 c2 256K 512/512	<b>3.777</b> c2 256K 512/128	$28.000 c1 0 { m K} 0/0$	$28.000 c1 0 \mathrm{K} 0 / 0$	4.092 c2 256K 512/512	3.777 c2 256K 512/128
3.39	4.092 c2 256K 512/512	8.732 c2 256K 512/64	28.000 c1 0K 0/0	28.000 c1 0K 0/0	4.092 c2 256K 512/512	3.732 c2 256K 512/64
4.27	3 X95	8.732 c2 256K 512/64	8.296 c1 4K 128/128	5.122 c1 4K 128/16	256K	3.732 c2 256K 512/64
5.37	8.652 c2 512K 512/512	3.526 c2 512K 512/128	4.920 c1 4K 32/32	4.920 c1 4K 32/32	8.652 c2 512K 512/512	2.720 cl 4K 128/16
6.77	8.652 c2 512K 512/512	<b>3.52</b> 6 c2 512K 512/64	4.920 c1 4K 32/32	<b>4.920</b> c1 4K 32/32	2.632 c1 4K 64/64 c2 256K 512/512	<b>2.307</b> c1 4K 128/16 c2 256K 512/256
8.53	8.652 c2 512K 512/512	<b>3.52</b> 6 c2 512K 512/64	4.920 c1 4K 32/32	4.045 cl 8K 128/32	2.492 c1 4K 16/16 c2 256K 512/512	2.132 cl 4K 16/16 c2 256K 512/64
10.75	3.521 c2 512K 256/256	<b>3.485</b> c2 512K 256/128	3.968 c1 8K 32/32	3.968 c1 8K 32/32	2.052 c1 4K 16/16 c2 512K 512/512	1.926 cl 4K 16/16 c2 512K 512/128
13.54	3.521 c2 512K 256/256	3.485 c2 512K 256/128	3.968 c1 8K 32/32	3.968 c1 8K 32/32	1.941 c1 4K 32/32 c2 512K 256/256	1.852 c1 8K 128/32 c2 512K 512/128
17.06	3.521 c2 512K 256/256	3.485 c2 512K 256/128	3.888 cl 16K 128/128	<b>3.255</b> c1 16K 128/32	1.921 c1 4K 16/16 c2 512K 256/256	1.836 c1 8K 128/16 c2 512K 512/64
21.50	3.456 c2 512K 128/128	3.456 c2 512K 128/128	3.184 cl 16K 32/32	3.184 cl 16K 32/32	1.839 c1 8K 32/32 c2 512K 256/256	1.795 cl 8K 128/16 c2 512K 256/128
27.08	<b>3.45</b> 6 c2 512K 128/128	3.456 c2 512K 128/128	<b>3.184</b> c1 16K 32/32	<b>3.184</b> c1 16K 32/32	1.774 c1 8K 32/32 c2 512K 128/128	<b>1.725</b> cl 16K 64/32 c2 512K 256/128
34.12	<b>3.45</b> 6 c2 512K 128/128	3.456 c2 512K 128/128	2.824 cl 32K 128/128	2.506 cl 32K 128/32	1.755 cl 16K 32/32 c2 512K 256/256	1.719 cl 16K 32/32 c2 512K 256/128
42.99	<b>3.374</b> c2 512K 64/64	<b>3.374</b> c2 512K 64/64	2.400 cl 32K 32/32	2.400 cl 32K 32/32	1.690 c1 16K 32/32 c2 512K 128/128	1.646 c1 32K 128/32 c2 512K 256/128
54.17	3.374 c2 512K 64/64	<b>3.374</b> c2 512K 64/64	2.400 cl 32K 32/32	2.400 cl 32K 32/32	1.608 cl 16K 32/32 c2 512K 64/64	1.608 c1 16K 32/32 c2 512K 64/64
68.25	3.374 c2 512K 64/64	<b>3.374</b> c2 512K 64/64	2.290 cl 64K 128/128	2.114 cl 64K 128/32	1.606 cl 32K 32/32 c2 512K 128/128	1.574 cl 32K 256/32 c2 512K 64/64
85.98	3.350 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.990 cl 64K 32/32	1.990 c1 64K 32/32	1.524 c1 32K 32/32 c2 512K 64/64	1.524 cl 32K 32/32 c2 512K 64/64
108.33	<b>3.35</b> 0 c2 512K 32/32	<b>3.350</b> c2 512K 32/32	1.990 cl 64K 32/32	1.990 c1 64K 32/32	1.494 c1 64K 64/64 c2 512K 64/64	1.486 c1 64K 64/32 c2 512K 64/64
136.49	8.850 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.912 cl 128K 128/128	1.847 cl 128K 128/64	1.480 c1 64K 32/32 c2 512K 64/64	1.477 c1 64K 256/32 c2 512K 32/32
171.97	<b>3.35</b> 0 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.700 cl 128K 32/32	1.700 cl 128K 32/32	1.456 c1 64K 32/32 c2 512K 32/32	1.456 c1 64K 32/32 c2 512K 32/32
216.67	8.850 c2 512K 32/32	<b>3.350</b> c2 512K 32/32	1.700 cl 128K 32/32	1.700 cl 128K 32/32	1.449 cl 128K 32/32 c2 512K 64/64	1.433 cl 128K 64/32 c2 512K 32/32
272.98	8.350 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.645 cl 256K 128/128	1.628 cl 256K 128/64	1.425 cl 128K 32/32 c2 512K 32/32	1.425 cl 128K 32/32 c2 512K 32/32
343.94	8.850 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.495 cl 256K 32/32	1.495 c1 256K 32/32	1.425 cl 128K 32/32 c2 512K 32/32	1.422 cl 256K 128/32 c2 512K 32/32
433.33	<b>3.35</b> 0 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.495 cl 256K 32/32	1.495 cl 256K 32/32	1.403 c1 256K 32/32 c2 512K 32/32	1.403 c1 256K 32/32 c2 512K 32/32
545.97	<b>3.35</b> 0 c2 512K 32/32	<b>3.35</b> 0 c2 512K 32/32	1.456 cl 512K 128/128	1.456 cl 512K 128/128	1.403 c1 256K 32/32 c2 512K 32/32	1.403 cl 256K 32/32 c2 512K 32/32
687.88	<b>3.350</b> c2 512K 32/32	<b>3.850</b> c2 512K 32/32	1.850 c1 512K 32/32	1.350 c1 512K 32/32	1.388 c1 512K 32/32 c2 512K 32/32	1.388 c1 512K 32/32 c2 512K 32/32

Table 15: Comparison of the best performing caches for various data cache organizations. Each entry shows the following information: memory delay, first (c1) and/or second (c2) level cache size, and sector/subsector size, in bytes.




Figure 8: Diagrams of three two-level cache organizations: (a) off-chip only cache, (b) on-chip only cache, and (c) combination on- and off-chip caches.

Since there are literally thousands of possible combinations of first and second level caches over the range of cache sizes and designs that we have considered in this paper, we have selected a few representative cases. In each case, we present the best organizations for a given on-chip bit budget using the timing mentioned above in combination with design target miss ratios. For each type of cache (unified, instruction, data), we examined six different cache organizations under the same timing constraints. The different organizations consist of normal (non-sector) and sector versions of an off-chip cache (with the tags onchip) (Figure 8a), a single level on-chip cache (Figure 8b), and a two-level cache with the level one cache and tags for the level two cache on-chip (Figure 8c). For a given number of bits, the best organization is in Tables 13–15. These tables assume a 48-bit virtual address and eight-way set-associativity for both levels of cache. For a given total on-chip cache bit budget, the best choices under the various constraints (on- or off-chip cache, sector vs. normal cache) are shown. The sector cache choices for each organization will be as good as or better than the normal cache, since the normal cache organizations are a proper subset of the sector cache choices. The two-level caches will be as good as or better than the single level off-chip cache as well as the single level on-chip cache, since those organizations are considered proper subsets of the two-level caches.

Given a choice of a small on-chip cache or a large off-chip cache, the off-chip cache is a winner. For example, given only 4.27K bytes of space to implement a data cache, the off-chip sector cache solution which controls a 256K byte cache with 512-byte sectors and 64-byte subsectors has less than one half of the delay of a 4K on-chip cache with 128-byte blocks.

Off-chip organizations (some with very small on-chip caches) were used by the early members of the PA-RISC 7000 series, although since they were able to run the off-chip cache at the same rate as the processor, cache access only required a single cycle [KCZD94]. Newer generations of processors are unlikely to be able to run off-chip caches at the same rate as the processor, due to the access time of large caches (which increases with cache size due to capacitive loading) and the delay caused by the off-chip interconnection wires, which have much higher inductive, capacitive, and resistive values than the much smaller on-chip interconnects.

From the tables, we can see that the sector cache organizations are the best choices when the number of on-chip bits is small, due to more flexibility in the organization. Tables 13–15 demonstrate how powerful the sector organization can be. Particularly for the data cache (Table 15), many of the best choices for a two level cache memory system utilize sectors for the first or second levels. The reduction in delay by using a sector cache organization is very significant for gross cache sizes of 20K bytes of space or less.

It can also be seen that for large numbers of on-chip cache bits, sector caches are sometimes useful, but even when useful, yield only small performance improvements. Note that although chip sizes are rapidly increasing, two level sector caches are still very useful for future designs. Optimal design is not making the biggest chip, but the best chip, trading off cost and performance. Making a smaller chip is much cheaper. Alternately, putting multiple CPUs on a large chip (thus reducing the area available for caches) may be a preferred approach. Thus the space available for on-chip cache storage will likely continue to be very limited, especially for embedded processors, whose designs are extremely cost sensitive.

#### 4.3.1 Sample Organizations

Table 16 shows a number of real cache designs, and contrasts the level of performance with that possible from a sectored design (assuming the timings and design target miss ratios used earlier). In most cases, better performance, sometimes quite significantly so, can be had

		Per	formanc	e of Some (	Commo	ı System	ıs		
Processor	Cache	Cache 1	Sector 1	Subsector 1	Cache 2	Sector 2	Subsector 2	On-Chip	Delay
1 Tocessor	Туре	Size	Size	$_{ m Size}$	Size	Size	Size	Bytes	Time
Alpha	Data	8KB	32B	32B	128KB <sup>†</sup>	32B	32B	27.9KB	2.02
[Ben95]	Improved	16KB	32B	32B	512KB	256B	128B	27.8KB	1.72
UltraSparc	Data	16KB	32B	16B	0KB	0B	0B	18.6KB	3.55
[TO96]	Improved	8KB	128B	16B	512KB	256B	128B	17.7KB	1.79
Pentium	Inst	8KB	32B	32B	256KB	32B	32B	44.5KB	1.56
[Sai93]	Improved	32KB	64B	64B	512KB	256B	64B	43.7KB	1.41
PentiumII	Data	16KB	32B	32B	512KB	32B	32B	89.0KB	1.58
[CS95]	Improved	32KB	32B	32B	512KB	64B	64B	$72.2 \mathrm{KB}$	1.52
R10000	Inst	32KB	64B	64B	512KB	128B	128B	51.5KB	1.37
[Yea96]	Improved	32KB	64B	64B	512KB	128B	128B	51.5KB	1.37
PowerPC	Unified	32KB	64B	32B	0KB	0B	0B	34.6KB	2.26
[Moo93]	Improved	16KB	128B	32B	512KB	128B	128B	34.3KB	1.57

Table 16: Original and improved choices for real cache systems. († Alpha's second level cache is actually 96K bytes, but we use 128K bytes for comparison.)

with fewer or similar amounts of on-chip resources. For single level caches, it is worthwhile to divide the cache size in half in order to provide tags to control a large second level cache. Two-level caches can also be reorganized to control a larger cache with fewer tags. It should be noted that some of the processors already use sector caches. Some examples of this are the IBM 601 [Moo93] and the UltraSPARC [TO96] (shown in Table 16). Sector caches can be used to enhance performance in real systems, often at a smaller overall cost, measured in delay time and on-chip space.

## 5 Conclusions

In this paper, we have provided a thorough analysis of the design trade-offs for sector caches and have determined the circumstances under which they are better than normal, non-sectored caches. Using miss ratios and other statistics from the raw trace driven simulation of our multiprogrammed workload, design targets were developed. These design targets included miss ratios, traffic ratios, bus utilization and delay (average memory access time).

Using the number of bits in a cache and delay, we examined the best performing caches for a given number of bits. We found that for single level caches, sector caches are seldom advantageous. For multilevel cache designs with small amounts of storage at the first level caches, as would be the case for small on-chip caches, sector caches can yield significant performance improvements. For multilevel designs with large amounts of first level storage,

sector caches provide relatively small improvements.

This work can be extended in several ways. One problem with sector caches is that an estimated 72 percent [HS84] of the subsectors are not referenced while a sector is present in the cache; our data shows the amount of unused subsectors ranges from 6 percent to over 90 percent. Research is required to more effectively utilize the data space in sector caches, such as along the lines of [Sez94, Sez97], which shows a method of dis–associating subsectors from sectors to reduce tag space without adversely impacting performance. More demanding workloads should be found to analyze caches and push them harder, as common workloads such as SPEC have been found lacking in utilizing larger caches [GHPS93]. Other work, in progress, is to examine the utility of sector caches for shared memory multiprocessors.

## References

[ACY+83] Don Alpert, Dean Carberry, Mike Yamamura, Ying Chow and Phil Mak. 32-bit Processor Chip Integrates Major System Functions. *Electronics*, pp. 113-119, July 14 1983.

[APB92] Mani Azimi, Bindi Prasad, and Ketan Bhat. Two Level Cache Architectures. In *Thirty-Seventh IEEE Computer Society International Conference*, pp. 344–349, San Francisco, CA, February 24–28 1992.

[Ben95] B. Benschneider. An overview of the Alpha AXP 21164 microprocessor. *Proc. 38th Midwest Symposium on Circuits and Systems*, vol. 2, pp. 1131–34, Rio de Janeiro, Brazil, August 13–16 1995.

[BW88] Jean-Loup Baer and Wen-Hann Wang. On The Inclusion Properties For Multi-Level Cache Hierarchies. Proc. 15th Annual International Symposium on Computer Architecture, pp. 73–80, Honolulu, HI, May 30-June 2 1988.

[Can90] Jay Cantrell. Futurebus+ Cache Coherence. WESCON/90 Conference Record, pp. 90–94, Anaheim, CA, November 13–15 1990.

[CS95] Robert P. Colwell and Randy L. Steck. A  $0.6\mu m$  BiCMOS Processor with Dynamic Execution. *IEEE International Solid State Circuits Conference*, pp. 176–177,361, San Francisco, CA February 15–17 1995.

[GHPS93] Jeffrey D. Gee, Mark D. Hill, Dionisios N. Pnevmatikatos, and Alan Jay Smith. Cache Performance of the SPEC92 Benchmark Suite. *IEEE Micro*, 13(4):17–27, August 1993.

[Goo83] James R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. *Proc.* 10th Annual International Symposium on Computer Architecture, pp. 124–131, Stockholm, Sweden, June 13–16 1983.

[Goo87] James R. Goodman. Cache Memory Optimization to Reduce Processor/Memory Traffic. *Journal of VLSI and Computer Systems*, 2(1&2):61–86, 1987.

[HS84] Mark D. Hill and Alan Jay Smith. Experimental Evaluation of On-Chip Microprocessor Cache Memories. *Proc. 11th Annual International Symposium on Computer Architecture*, pp. 158–166, Ann Arbor, MI, June 5–7 1984.

[HS89] Mark D. Hill and Alan Jay Smith. Evaluating Associativity in CPU Caches. *IEEE Transactions on Computers*, 38(12):1612–1630, December 1989.

[Jow98] Lily Jow, Tandem Computers. *Private communication*, 1998.

[KCZD94] Gordon Kurpanek, Ken Chan, Jason Zheng, Eric DeLano, and William Bryg. PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface. Thirty-Ninth IEEE Computer Society International Conference, pp. 375–382, San Francisco, CA, February 28-March 4 1994.

[Kob86] Makoto Kobayashi. An Empirical Study of Task Switching Locality in MVS. *IEEE Trans. on Computers*, C-35(8):720-731, August 1986.

[Lip68] J. S. Liptay. Structural Aspects of the System/360 Model 85, Part II: The Cache. *IBM Systems Journal*, vol. 7, pp. 15–21, 1968.

[Moo93] Charles R. Moore. The PowerPC 601 Microprocessor. *IEEE International Computer* Society Conference, pp. 109–116, San Francisco, CA, February 22-26 1993.

[Prz90a] Steven Przybylski. The Performance Impact of Block Sizes and Fetch Strategies. *Proc.* 17th Annual International Symposium on Computer Architecture, pp 160–169, Seattle, WA, May 28–31 1990.

[Prz90b] Steven A. Przybylski. Cache and Memory Hierarchy Design: A Performance-Directed Approach. San Mateo, CA. Morgan Kaufmann Publishers, 1990.

[Rot] Jeffrey B. Rothman. Multiprocessor Memory Reference Generation Using **Cerberus**. Technical Report, Computer Science Division, U.C. Berkeley, Berkeley, CA, in preparation.

[Sai93] Avtar Saini. Design of the Intel Pentium Processor. *Proc. IEEE International Conference* on Computer Design, pp. 258–261, Cambridge, MA, October 3–6 1993.

[Sez94] André Seznec. Decoupled Sectored Caches: conciliating low tag implementation cost and low miss ratio. *Proc. 21st Annual International Symposium on Computer Architecture*, pp. 384–393, Chicago, IL, April 18–21 1994.

[Sez97] André Seznec. Decoupled sectored caches. *IEEE Trans. on Computers*, 46(2):210–215, February 1997.

[Smi78] Alan Jay Smith. A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory. *IEEE Trans. on Software Engineering*, SE–4(2):121–130, March 1978.

[Smi82] Alan Jay Smith. Cache Memories. ACM Computing Surveys, 14(3):473-530, September 1982.

[Smi85] Alan Jay Smith. Cache Evaluation and the Impact of Workload Choice. *Proc. 12th Annual International Symposium on Computer Architecture*, pp. 64–73, Boston, MA, June, 1985.

[Smi87] Alan Jay Smith. Line (Block) Size Choice for CPU Cache Memories. *IEEE Trans. on Computers*, C-36(9):1063–1075, September 1987.

[Smi94] Alan Jay Smith. Trace Driven Simulation in Research on Computer Architecture and Operating Systems (invited paper). Proc. New Directions in Simulation for Manufacturing and Communications (SIM94), Tokyo, Japan, August 1-2, 1994, ed. Morito, Sakasegawa, Yoneda, Fushimi, Nakano, pp. 43-49.

[Smi91] Michael D. Smith, "Tracing with Pixie," Technical Report CSL-TR-91-497, Stanford University, Stanford CA, November 1991.

[SWG92] Jaswinder Pal Singh, Wolf-Dietrich Weber, and Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. Computer Architecture News, 20(1):5-44, March 1992.

[TO96] Marc Tremblay and J. Michael O'Connor. UltraSparc 1: A Four-Issue Processor Supporting Multimedia. *IEEE Micro*, 16(2):42–50, April 1996.

[TS89] James G. Thompson and Alan Jay Smith. Efficient (Stack) Algorithms for Analysis of Write-Back and Sector Memories. *ACM Transactions on Computer Systems*, 7(1):78–116, February 1989.

[TS95] John Tse and Alan Jay Smith. CPU Cache Prefetching: Timing Evaluation of Hardware Implementations. *IEEE Trans. on Computers*, 47(5):509–526, May 1998.

[Yea96] Kenneth C. Yeager. The MIPS R10000 Superscalar Microprocessor. *IEEE Micro*, 16(2):28-41, April 1996.

## A Supplementary Figures and Tables

Figures 9, 10, 11 and 12 show the graphical representation of the miss ratios generated by our simulations from Table 4. These are companions to Figures 2 and 3 in the main text.

Tables 17 and 18 show the number of tag bits that each type of cache requires to control the various cache sizes and configurations, generated by Equation 4. Included in the number of tag bits are the state bits which determine whether a subsector is valid, clean, or dirty and 10 bits per set to implement a pseudo–LRU replacement policy for 8–way set–associative caches (as described in [Smi82]). Instruction caches need only 1 state bit per subsector, since subsectors can only be invalid or clean. Unified and data caches can have dirty subsectors, which indicates that the information is inconsistent with main memory and must be written back when the sector is evicted from the cache.

A number of tables in this appendix are full sized versions of data we generated, of which sampled versions were presented in the main body of the paper. These tables include subsector utilization (sampled: Table 5, full: Table 19), fraction dirtiness of evicted sectors (sampled: Table 7, full: Table 20), design target traffic ratios (sampled: Table 8, full: Table 21), and bus utilization (sampled: Table 9, full: Table 22). The companion figures for Table 22 are Figures 6 and 7 in Section 4.1 for unified caches and Figures 13–15 in this appendix. The bus utilization was calculated assuming a 15 cycle access overhead plus 3 cycles for each word transferred. DTMRs were used in combination with write–back information from the simulations to derive the bus utilization.

The design target delay for single level caches can be directly calculation from Table 6, so it was placed in this appendix in Tables 23 and 24, corresponding to 6 and 15 cycle access startup time, with one word per cycle after that. Tables 25 and 26 show the best memory delay for a give bit budget for level one caches. Only in rare cases are sector cache organizations better than normal caches, and the improvement is small, generally 2 percent or less.




Figure 9: Instruction cache miss ratios, cache sizes 4K, 16K, 64K, 256K.




Figure 10: Instruction cache miss ratios, cache sizes 8K, 32K, 128K, 512K.




Figure 11: Data cache miss ratios, cache sizes 4K, 16K, 64K, 256K.




Figure 12: Data cache miss ratios, cache sizes 8K, 32K, 128K, 512K.

Tag Bits Required to Manage Instruction Cache											
Subsector	Cache			ector Siz							
Size	Size	16	32	64	128	256	512				
4 Bytes	4096	12608	6688	3792	2376	1684	1346				
	8192	25216	13376	7584	4752	3368	2692				
	16384	50432	26752	15168	9504	6736	5384				
	32768	100864	53504	30336	19008	13472	10768				
	65536	201728	107008	60672	38016	26944	21536				
	131072 262144	403456 806912	214016 428032	121344 242688	76032 152064	53888 107776	43072 86144				
		1613824	856064								
8 Bytes	524288 4096	12096	6176	485376 3280	304128 1864	215552 1172	172288 834				
o Dytes	8192	24192	12352	6560	3728	2344	1668				
	16384	48384	24704	13120	7456	4688	3336				
	32768	96768	49408	26240	14912	9376	6672				
	65536	193536	98816	52480	29824	18752	13344				
	131072	387072	197632	104960	59648	37504	26688				
	262144	774144	395264	209920	119296	75008	53376				
	524288	1548288	790528	419840	238592	150016	106752				
16 Bytes	4096	11840	5920	3024	1608	916	578				
Ī -	8192	23680	11840	6048	3216	1832	1156				
	16384	47360	23680	12096	6432	3664	2312				
	32768	94720	47360	24192	12864	7328	4624				
	65536	189440	94720	48384	25728	14656	9248				
	131072	378880	189440	96768	51456	29312	18496				
	262144	757760	378880	193536	102912	58624	36992				
L	524288	1515520	757760	387072	205824	117248	73984				
32 Bytes	4096		5792	2896	1480	788	450				
	8192	i	11584	5792	2960	1576	900				
	16384	i	23168	11584	5920	3152	1800				
	32768 65536	i	46336	23168	11840	6304	3600 7200				
		i	92672	46336	23680	12608					
	131072 262144	i	185344 370688	92672 185344	47360 94720	25216 50432	14400 28800				
	524288	i	741376	370688	189440	100864	57600				
64 Bytes	4096	-	141010	2832	1416	724	386				
O4 Dytes	8192	i		5664	2832	1448	772				
	16384	i		11328	5664	2896	1544				
	32768	i		22656	11328	5792	3088				
	65536	i		45312	22656	11584	6176				
	131072	i		90624	45312	23168	12352				
	262144	i		181248	90624	46336	24704				
	524288	i		362496	181248	92672	49408				
128 Bytes	4096				1384	692	354				
	8192		]		2768	1384	708				
	16384				5536	2768	1416				
	32768		]		11072	5536	2832				
	65536		]		22144	11072	5664				
	131072	i			44288	22144	11328				
	262144		]		88576	44288	22656				
256 P-+-	524288	<b> </b>			177152	88576	45312				
256 Bytes	4096 8192		]			676 1352	338 676				
	16384		]			2704	1352				
	32768					5408	2704				
	65536		]			10816	5408				
	131072	ıl				21632	10816				
	262144		]			43264	21632				
	524288					86528	43264				
512 Bytes	4096	1					330				
l	8192		]				660				
	16384						1320				
l	32768		]				2640				
		d.		l			5280				
	65536										
	131072						10560				

Ta	Tag Bits Required to Manage Unified or Data Cache											
Subsector	Cache			ector Siz								
Size	Size	16	32	64	128	256	512					
4 Bytes	4096	13632	7712	4816	3400	2708	2370					
	8192 16384	27264 54528	15424 30848	9632 19264	6800 13600	5416 10832	4740 9480					
	32768	109056	61696	38528	27200	21664	18960					
	65536	218112	123392	77056	54400	43328	37920					
	131072	436224	246784	154112	108800	86656	75840					
	262144	872448	493568	308224	217600	173312	151680					
0 D 4	524288	1744896 12608	987136 6688	616448	435200	346624 1684	303360					
8 Bytes	4096 8192	25216	13376	3792 7584	2376 4752	3368	1346 2692					
	16384	50432	26752	15168	9504	6736	5384					
	32768	100864	53504	30336	19008	13472	10768					
	65536	201728	107008	60672	38016	26944	21536					
	131072	403456	214016	121344	76032	53888	43072					
	262144	806912	428032	242688	152064	107776	86144					
16 Bytes	524288 4096	1613824 12096	856064 6176	485376 3280	304128 1864	215552 1172	172288 834					
10 Dytes	8192	24192	12352	6560	3728	2344	1668					
	16384	48384	24704	13120	7456	4688	3336					
	32768	96768	49408	26240	14912	9376	6672					
	65536	193536	98816	52480	29824	18752	13344					
	131072	387072	197632	104960	59648	37504	26688					
	262144 524288	774144 1548288	395264 790528	209920 419840	119296 238592	75008 150016	53376 106752					
32 Bytes	4096	1340200	5920	3024	1608	916	578					
OZ Dyves	8192		11840	6048	3216	1832	1156					
	16384		23680	12096	6432	3664	2312					
	32768		47360	24192	12864	7328	4624					
	65536		94720	48384	25728	14656	9248					
	131072		189440 378880	96768	51456	29312	18496					
	262144 524288		757760	193536 387072	102912 205824	58624 117248	36992 73984					
64 Bytes	4096		101100	2896	1480	788	450					
v	8192			5792	2960	1576	900					
	16384			11584	5920	3152	1800					
	32768			23168	11840	6304	3600					
	65536 131072			46336 92672	23680 47360	12608 25216	7200 14400					
	262144			185344	94720	50432	28800					
	524288			370688	189440	100864	57600					
128 Bytes	4096				1416	724	386					
	8192				2832	1448	772					
	16384				5664	2896	1544					
	32768 65536				11328 22656	5792 11584	3088					
	131072				45312	23168	6176 12352					
	262144				90624	46336	24704					
	524288				181248	92672	49408					
256 Bytes	4096					692	354					
	8192					1384	708					
	16384 32768					2768 5536	1416 2832					
	65536					11072	2652 5664					
	131072					22144	11328					
	262144					44288	22656					
	524288					88576	45312					
512 Bytes	4096						338					
	8192 16384						676 1352					
	32768						2704					
	65536						5408					
	131072						10816					
	262144						21632					
	524288						43264					

Table 17: Number of address and status tag bits needed to implement an instruction cache.

Table 18: Number of address and status tag bits needed to implement a unified or data cache.

		512	0.03793 0.04648 0.06858 0.10740 0.17821 0.31026 0.54946	0.05004 0.05891 0.08085 0.12077 0.19249 0.32139 0.55990	0.05237 0.05959 0.08079 0.12049 0.19128 0.31888 0.55581		0.13586 0.15502 0.18802 0.24544 0.33249 0.46011 0.66608	0.17992 0.20276 0.24117 0.30591 0.39936 0.52431 0.71437	0.27110 0.29909 0.34378 0.41436 0.51041 0.62694 0.78440	0.37702 0.40829 0.45648 0.52616 0.61400 0.71135 0.83459
		256	@ # O @ O @ O	0.09907 0.11327 0.15216 0.22390 0.35141 0.58035 1.00000			0.22756 (0.25827 (0.31093 (0.53325 (0.71638 (1.00000 (1.0000 (1.00	2 2 2 6 0	0.37569 ( 0.41250 ( 0.47043 ( 0.55970 ( 0.67888 ( 0.81817 ( 1.00000 (	0.47291 (0.51002 (0.56641 (0.64607 (0.74606 (0.85813 (1.00000 (1.0000 (1.00000 (1.0000 (
	Cache	128	0.17279 0.19940 0.26839 0.39343 0.61085 1.00000	0.20050 0.22814 0.30268 0.42486 0.63546 1.00000			0.34007 0.38420 0.45926 0.58594 0.76611	0.40932 0.45423 0.52631 0.64159 0.80173	0.48356 0.52849 0.59836 0.70339 0.84169 1.00000	0.56792 0.61069 0.67460 0.76366 0.87460 1.00000
	Data (	64	0 0 0 1	0.40848 0.46030 0.57115 0.73562 1.00000	0.45788 0.50690 0.61775 0.76802 1.00000	0.46713 0.52131 0.61360 0.77061 1.00000	0.46186 0.51948 0.61679 0.77855 1.00000	0.53310 0.58897 0.67707 0.81443 1.00000	0.59606 0.64862 0.72896 0.84706 1.00000	0.66916 0.71686 0.78679 0.88205 1.00000
es		32	0 0 1					0.67148 0.73836 0.84208 1.00000	0.71896 0.77920 0.87019 1.00000	0.76823 0.82090 0.89760 1.00000
or Cach		16	0 0 1	0.74367 0.82307 1.00000	0. 1.	0 0 1	0.78912 0.87066 1.00000	0.80565 0.88258 1.00000	0.83213 0.89927 1.00000	0.86430 0.91970 1.00000
for Unified, Instruction, and Data Sector Caches Sector Size (Bytes)		512	0.25178 0.27019 0.30351 0.35485 0.43199 0.55132 0.72663	0.26784 0.28534 0.31538 0.36461 0.43629 0.55553 1.00000		0 0 0 0 0 0 0 1	0.36437 0.38544 0.42019 0.47125 0.54593 0.65422 0.79972	0.38523 0.40874 0.44515 0.49663 0.57071 0.67550 0.81111	0.39890 0.42281 0.45943 0.51101 0.58459 0.68781 0.81872	0.41051 0.43488 0.47190 0.52406 0.59781 0.69964 0.82603
, and Da	ıe	256	0.36297 0.38833 0.43336 0.50179 0.60565 0.76865	0.38756 0.41187 0.45311 0.51913 0.61695 0.77638	0 0 0 0		0.48635 0.51162 0.55289 0.61288 0.70050 0.82792 1.00000	0.48418 0.51288 0.55721 0.61977 0.70965 0.83638	0.48745 0.51680 0.56148 0.62455 0.71439 0.84026 1.00000	0.49213 0.52201 0.56749 0.63161 0.72223 0.84674
struction ytes)	on Cache	128	0.48489 0.51726 0.57503 0.66345 0.79413 1.00000	0.53125 0.56208 0.61350 0.69302 0.81263 1.00000	0000	000	0.64988 0.67762 0.72100 0.78284 0.87210	0.58199 0.61621 0.66889 0.74323 0.84979 1.00000	0.58808 0.62263 0.67503 0.74880 0.85360 1.00000	0.58526 0.62045 0.67394 0.74910 0.85514 1.00000
fied, Inst Size (By	Instruction	64	0 0 0	0.66967 0.70627 0.76705 0.86049 1.00000				0.68968 0.72947 0.79059 0.87670 1.00000	0.68624 0.72717 0.78919 0.87636 1.00000	0.67833 0.72056 0.78466 0.87435 1.00000
for Unif			0.76354 0.80740 0.88171 1.00000	0.79589 0.83506 0.90025 1.00000	0 0 1	0 0 1	0.82781 0.86414 0.92038 1.00000	0.79016 0.83495 0.90349 1.00000	0.78447 0.83075 0.90110 1.00000	0.77659 0.82475 0.89804 1.00000
rs Used		16	0 0 1		0.90617 0.94141 1.00000	0 0 1	0.90048 0.93947 1.00000	0.87521 0.92459 1.00000	0.87199 0.92255 1.00000	0.86878 0.92126 1.00000
of Subsectors Used		512	0.09047 0.10192 0.12651 0.16771 0.23874 0.36611 0.58775	0.10938 0.12176 0.14764 0.19147 0.26514 0.39290 0.61131		0 0 0 0 0	0.20112 0.22107 0.25484 0.30992 0.39332 0.51643 0.70456	0.22243 0.24578 0.28478 0.34761 0.43814 0.56057 0.73870	0.30189 0.32937 0.37309 0.44046 0.53255 0.64617 0.79581	0.37941 0.40946 0.45581 0.52282 0.60987 0.71086 0.83474
		256	0.17891 0.19906 0.24132 0.31252 0.43141 0.64050	0.19757 0.21739 0.25953 0.33046 0.44813 0.65231	0.21993 0.24007 0.28357 0.35423 0.46986 0.66827 1.00000	0.29298 0.31869 0.36782 0.44142 0.55418 0.72898	0.31084 0.34003 0.38938 0.46913 0.58697 0.75400	0.33344 0.36642 0.42006 0.50479 0.62458 0.78109	0.40087 0.43610 0.49149 0.57541 0.68852 0.82529 1.00000	0.46439 0.50024 0.55517 0.63364 0.73537 0.85427 1.00000
Fraction	l Cache	128				00001		0.44959 0.49228 0.56056 0.66709 0.81466 1.00000	0.49844 0.54118 0.60795 0.70801 0.84146 1.00000	0.55383 0.59546 0.65898 0.74867 0.86462 1.00000
	Unified	64	0.44771 0.49282 0.58802 0.74391 1.00000	0.51220 0.55818 0.64700 0.78517 1.00000		0.5 0.5 0.8 0.8 1.0	0.56623 0.61415 0.69399 0.82131 1.00000	0000	0.60430 0.65462 0.73242 0.84750 1.00000	0.65419 0.70131 0.77268 0.87200 1.00000
			1000	0 0 1	0 0 0 1	0001	0.71427 0.76948 0.85940 1.00000	0.69771 0.75907 0.85520 1.00000	0.72136 0.77968 0.86926 1.00000	0.76003 0.81330 0.89223 1.00000
		16	0.78494 0.85850 1.00000	0 1	0 1	0 1	0.84124 0.90197 1.00000	0.82079 0.89099 1.00000	0.83418 0.89994 1.00000	0.85492 0.91347 1.00000
		Cache SS	4K 4 8 16 32 64 128 256 512	8K 4 8 16 32 64 128 256 512	16K 4 8 16 32 64 128 256 512	32K 4 8 16 32 64 128 256 512	64K 4 8 16 32 64 128 256 512	128K 4 8 16 32 64 128 128 512	256K 4 8 16 32 32 128 64 128 256	512K 4 8 16 16 32 64 128 128 512

Table 19: Fraction of subsectors touched while a sector is in the cache. SS is the subsector size in bytes.

		Fractio	n of Se	ctor <b>W</b> ri	itten Be			r Unifie	d and D	ata Sect	or Cach	ies	
Siz	. 1	1		Unified	Cache	Sector	Size (By	tes)		Data	Cache		
Cache		16	32	64	128	256	512	16	32	64	128	256	512
4K	4	0.13113	0.09097	0.05905	0.03595	0.02009	0.01016	0.35851	0.26689	0.14718	0.07662	0.04047	0.01640
	8	0.14724	0.10309	0.06786	0.04213	0.02398	0.01259	0.39518	0.29491	0.16380	0.08609	0.04653	0.01960
	16	0.18793	0.13320	0.08944	0.05688	0.03373	0.01854	0.49086		0.20732	0.11046	0.06146	0.02766
	32 64		0.17556	0.12504 0.18646	0.08142 0.12409	0.05043 0.07977	0.02881 0.04727		0.46162	0.26890 0.36598	0.15312 0.22516	0.08706 0.13176	0.04185 0.06745
	128			0.16646	0.12409	0.07977	0.04121			0.56596	0.22516	0.13176	0.06745
	256					0.23112	0.14122					0.34968	0.19930
	512						0.25531						0.35747
8K	4	0.15740	0.12271	0.08931	0.04982	0.02572	0.01298	0.37225	0.29692	0.21086	0.09957	0.04411	0.02262
	8 16	0.17367 0.21798	0.13587 0.17112	0.09940 0.12561	0.05610 0.07206	0.02947 0.03878	0.01532 0.02126	0.41155 0.51941	0.32742 0.41001	0.23256 0.29053	0.11040 0.13958	0.04929 0.06294	0.02582 0.03378
	32	0.21100	0.21669	0.16008	0.09394	0.05455	0.03142	0.01011	0.50582	0.36104	0.17740	0.08747	0.04769
	64			0.21326	0.12922	0.08186	0.04981			0.46202	0.23474	0.12854	0.07199
	128				0.18528	0.12760	0.08164				0.32222	0.19753	0.11260
	256					0.21407	0.14234					0.32683	0.18902
16K	512 4	0.18729	0.15570	0.11038	0.07522	0.03714	0.25547	0.38235	0.30831	0.22769	0.14791	0.06309	0.33087
1011	8	0.20503	0.17043	0.12142	0.08309	0.03114	0.01708	0.42192	0.34059	0.25188	0.16401	0.06982	0.02465
	16	0.25427	0.21070	0.15165	0.10443	0.05260	0.02496	0.53491	0.43176	0.31927	0.20802	0.08792	0.03506
	32		0.25692	0.18805	0.13122	0.06736	0.03490		0.52887	0.39339	0.25888	0.11031	0.04853
	64 128			0.24027	0.17110 0.23060	0.09008 0.12533	0.05191 0.08059			0.49191	0.32963 0.42698	0.14310 0.19103	0.07100 0.10850
	256				0.23060	0.12533	0.08059				0.42698	0.19103	0.10850
	512					0,10001	0.23463					0.2.002	0.31380
32K	4	0.22688	0.18225	0.14043	0.10780	0.06619	0.02682	0.45457	0.35640	0.26755	0.18761	0.11524	0.03468
	8	0.25113	0.20212	0.15591	0.11860	0.07276	0.02975	0.49981	0.39585	0.29724	0.20864	0.12752	0.03862
	16 32	0.29505	0.23806 0.29672	0.18391 0.23017	0.13890 0.17182	0.08946 0.11048	0.03698 0.04675	0.57857	0.46559 0.57930	0.34984 0.43646	0.24585 0.30793	0.15915 0.19688	0.04851 0.06132
	5∠ 64		0.29612	0.23017	0.17182	0.11048	0.04673		0.51950	0.43646	0.38720	0.19688	0.06132
	128				0.27389	0.18160	0.08278				0.48199	0.31210	0.10566
	256					0.25706	0.12259					0.42594	0.15393
	512						0.19228						0.23904
64K	4	0.27203 0.29736	0.22718 0.24963	0.17293 0.19156	0.12224 0.13554	0.08450 0.09380	0.05257 0.05845	0.53618 0.58331	0.42574 0.46588	0.30795 0.34141	0.22483 0.24935	0.14854 0.16482	0.08772 0.09742
	16	0.34288	0.29013	0.22556	0.15993	0.11085	0.06914	0.66617	0.53701	0.40216	0.29388	0.19440	0.11494
	32		0.35451	0.28121	0.20014	0.13912	0.08709		0.64716	0.50122	0.36712	0.24334	0.14431
	64			0.34882	0.25045	0.17523	0.11088			0.61786	0.45549	0.30373	0.18167
	128 256				0.30778	0.21869 0.29254	0.14132 0.19478				0.54955	0.37186 0.48679	0.22644 0.30374
	512					0.23234	0.13478					0.46019	0.30374
128K	4	0.36441	0.30336	0.24073	0.18510	0.13127	0.07847	0.55999	0.46278	0.36482	0.27819	0.19358	0.11962
	8	0.39560	0.33027	0.26339	0.20294	0.14433	0.08696	0.60632	0.50255	0.39728	0.30362	0.21207	0.13207
	16	0.45070	0.37802	0.30381	0.23492	0.16789	0.10246	0.68570	0.57136	0.45446	0.34894	0.24519	0.15460
	32 64		0.45038	0.36677 0.44111	0.28550 0.34641	0.20574 0.25192	0.12802 0.15919		0.67403	0.54128 0.64258	0.41928 0.50307	0.29768 0.36107	0.19148 0.23585
	128			0.44111	0.41397	0.30385	0.19334			0.04236	0.59792	0.43336	0.28445
	256					0.38692	0.25001				]	0.54838	0.36476
	512						0.34421						0.49708
256K	4	0.41307	0.34832	0.28352	0.22831	0.17775	0.12972	0.60161	0.51381	0.42157	0.33849	0.26077	0.18627
	8 16	0.44396 0.49646	0.37547 0.42216	0.30647 0.34634	0.24737 0.28080	0.19313 0.22036	0.14152 0.16259	0.64315 0.71349	0.55040 0.61249	0.45322 0.50702	0.36535 0.41118	0.28239 0.31955	0.20227 0.23046
	32	5. 15040	0.42210	0.40554	0.33133	0.22030	0.10233	5.11048	0.61245	0.58414	0.41116	0.37573	0.23040
	64		_	0.47464	0.39071	0.31116	0.23445		Ī	0.67203	0.55768	0.44175	0.32475
	128				0.45501	0.36485	0.27687				0.64401	0.51436	0.38149
	256					0.44330	0.34073 0.43540					0.61999	0.46693 0.59225
512K	512 4	0.47531	0.41304	0.34498	0.28464	0.23192	0.43540	0.66215	0.58223	0.50041	0.42136	0.34630	0.59225
0.21	8	0.50499	0.43957	0.36797	0.30451	0.24875	0.19707	0.69784	0.61655	0.53087	0.44843	0.36951	0.21223
	16	0.55376	0.48360	0.40675	0.33820	0.27744	0.22109	0.75547	0.67139	0.58025	0.49318	0.40815	0.32388
1	32		0.54238	0.46024	0.38589	0.31853	0.25617		0.74350	0.64610	0.55443	0.46198	0.37004
1	64 128			0.51997	0.43959 0.49737	0.36517 0.41484	0.29598 0.33746			0.71822	0.62198 0.69572	0.52220 0.58702	0.42209 0.47732
	256				0.49131	0.41484	0.33746				0.69512	0.58702	0.41132
1	512					3.13210	0.46997					3. 3. 5. 555	0.65074

Table 20: Fraction dirtiness of sectors evicted from unified and data caches.

		512	0.57735 0.70220 1.02268 1.58614 2.61058 4.50769 7.95711	0.41528 0.48428 0.65515 0.96276 1.51146 2.48020 4.28010	0.36284 0.40998 0.54437 0.79425 1.23244 2.00824 3.45600 6.17345	0.25814 0.29096 0.38096 0.52057 0.75253 1.14158 1.85416 3.15989	0.17015 0.19211 0.23056 0.29661 0.39129 0.52248 0.73806	0.14514 0.16225 0.19178 0.24102 0.30780 0.39191 0.52293	0.11912 0.13058 0.14956 0.17918 0.21753 0.26267 0.32595	0.10054 0.10835 0.12084 0.13879 0.16046 0.18410 0.21477
		256	-	0.37063 0. 0.42082 0. 0.55683 0. 0.80602 0. 1.24242 1 2.01366 2. 3.43469 4.:	0.31075 0.34894 0.0.34894 0.0.45466 0.0.61435 0.0.88094 1.1.32798 2.14069 3.2.14069 3.2.14069 6.6	0.23586 0. 0.26228 0. 0.32267 0. 0.40429 0. 0.52580 0. 0.70345 1.	0.15937 0. 0.17928 0. 0.21413 0. 0.27303 0. 0.35466 0. 0.46114 0. 0.63004 0.	756 0. 238 0. 758 0. 831 0. 8305 0. 253 0.	0.11468 0. 0.12521 0. 0.14235 0. 0.16856 0. 0.20194 0. 0.24013 0. 0.29194 0.	0.09679 0. 0.10393 0. 0.11516 0. 0.13093 0. 0.14988 0. 0.17080 0. 0.17081 0.
	Cache	128		0.30727 0.3 0.34666 0.4 0.45286 0.5 0.61671 0.8 0.89108 1.2 1.35395 2.0	0.27150 0.3 0.30341 0.3 0.37879 0.4 0.47959 0.6 0.63454 0.8 0.86758 1.3	0.19923 0.2 0.22277 0.2 0.26360 0.3 0.33329 0.4 0.43292 0.5 0.56902 0.7		0.13186 0.13 0.14535 0.15 0.16787 0.17 0.20347 0.21 0.25026 0.27 0.30649 0.34	0.11127 0 0.12099 0 0.13665 0 0.16005 0 0.18943 0.2 0.22255 0.2	0.09415 0.0 0.10080 0.0 0.11114 0.0 0.12545 0.0 0.14246 0.0 0.16143 0.0
	Data Ca	64		0.38646 0.3 0.43234 0.3 0.53767 0.0 0.68430 0.0 0.91228 0.3	0.28518 0.31563 0.38977 0.48311 0.62060 0.6	0.19980 0. 0.22260 0.3 0.26201 0.3 0.32826 0.3 0.42004 0.4	0.14798 0. 0.16549 0. 0.19588 0.2 0.24602 0.3 0.31101 0.3	0.12194 0. 0.13393 0. 0.15366 0. 0.18411 0.3 0.22307 0.3	0.09748 0. 0.10555 0. 0.11840 0. 0.13711 0. 0.16019 0.	0.07868 0.0 0.08395 0.009198 0.0.10282 0.0.11562 0.0.1082
		32		.37302 .41413 .51072 .63845	.31724 .38962 .47697	0.19495 0. 0.21666 0. 0.25394 0. 0.31578 0.	.15001 .16560 .19171 .23277		0.08674 0. 0.09356 0. 0.10433 0. 0.11956 0.	.06666 .07096 .07746 .08608
Caches		16		35708 39506 48619	27429 30094 36834	19905 21902 25249		0.10899 0. 0.11883 0. 0.13454 0. 0.	0.08063 0.08675 0.09637 0.09637	0.06015 0. 0.06375 0. 0.06919 0. 0.
Traffic Ratios for Unified, Instruction, and Data Sector Caches Sector Size (Bytes)		512		0.40665 0. 0.43321 0. 0.47881 0. 0.55356 0.66239 0.84342 1.10456			0.14417 0. 0.15251 0. 0.16626 0. 0.18646 0. 0.21601 0.25886 0.31643	0.08032 0 0.08522 0 0.09281 0 0.10354 0.11899 0.14084 0.16911 0.20849	0.06105 0 0.06471 0 0.07031 0 0.07821 0.08947 0.10526 0.12530	0.04797 0 0.05082 0 0.05515 0 0.06124 0.06986 0.08176 0.09653
and Dat		256		0.33554 0 0.35659 0 0.39229 0 0.44944 0 0.53413 0 0.67217 0	0.25304 0 0.26676 0 0.28962 0 0.32440 0 0.37625 0 0.45412 0 0.56107 0		0.12448	0.07247 C 0.07676 C 0.08340 C 0.09276 C 0.10622 C 0.12518 C	0.05370 0.05694 0.06186 0.06881 0.07871 0.09258 0.11018	0.03889 C 0.04125 C 0.04484 C 0.04991 C 0.05707 C 0.06691 C
ruction,	on Cache	128	0.49652 ( 0.52967 ( 0.58883 ( 0.67937 ( 0.81319 (	0.27200 (0.28778 (0.31411 (0.35483 (0.51200 (0.5	0.22449 (0.23555 (0.25399 (0.28178 (0.32293 (0.38400 (0.3	0.13036 (0.13719 (0.13719 (0.14844 (0.16492 (0.18909 (0.1		0.06518 ( 0.06902 ( 0.07492 ( 0.08324 ( 0.09518 ( 0.11200 (	0.04657 ( 0.04931 ( 0.05346 ( 0.05930 ( 0.06760 (	0.03277 ( 0.03475 ( 0.03774 ( 0.04789 ( 0.05600 (
or Unified, Instru Sector Size (Bytes	nstructic	64		0.24644 0.25991 0.28227 0.31666 0.36800	0.20632 0.21561 0.23112 0.25409 0.28800		0.08614 0.08955 0.09483 0.10234 0.11314		0.03882 0.04114 0.04464 0.04957 0.05657	0.02713 0.02882 0.03139 0.03497 0.04000
or Unifi	In	32		0.23558 0.24718 0.26647 0.29600	0.19175 0.19964 0.21277 0.23200			0.05373 0.05678 0.06144 0.06800	0.03772 0.03995 0.04333 0.04808	0.02640 0.02804 0.03053 0.03400
Ratios f		16	0.35029 0.36886 0.40000	0.21360 0.22352 0.24000	0.18123 0.18828 0.20000	0.10940 0.11351 0.12000	0.07641 0.07972 0.08485	0.05251 0.05548 0.06000	0.03700 0.03914 0.04243	0.02606 0.02764 0.03000
		512		0.48136 0.53926 0.66441 0.87681 1.23897 1.86678 4.93885	35314 38882 46903 (61003 84729 26227 99307 30699	0.21642 0.23715 0.28444 0.35860 0.47870 0.67762 1.01948	0.13350 0.14708 0.17048 0.20892 0.26532 0.34612 0.47325	0.11216 0.12404 0.14435 0.17730 0.22267 0.28103 0.36856 0.50108	0.08246 0.08996 0.10234 0.12148 0.14653 0.17635 0.21714	0.06579 0.07094 0.07917 0.09111 0.10595 0.12261 0.14373
n Target		256		0.38552 0.42622 0.51505 0.66473 0.91506 1.34655 2.09616	0.28399 0.31093 0.37136 0.46573 0.61856 0.87668 1.31381			0.09779 0.10748 0.12373 0.14953 0.18446 0.22832 0.29187	0.07776 0.08456 0.09566 0.11253 0.13434 0.15994 0.19396	0.06273 0.06748 0.07501 0.08578 0.09915 0.11434
Design	1 Cache	128	0.52784 0.58926 0.71937 0.93610 1.29805 1.91174	0.30064 0.33047 0.39568 0.49910 0.66550 0.94823	0.24334 0.26456 0.30920 0.37406 0.47376	0.14993 0.16362 0.18772 0.22673 0.28412 0.36687	0.11249 0.12309 0.14137 0.17098 0.21225 0.26630		0.07389 0.08017 0.09036 0.10567 0.12528 0.14794	0.06010 0.06451 0.07148 0.08132 0.09349 0.10734
	Unified	64	0.47837 0.52928 0.63952 0.82029 1.12001	0.31760 0.34720 0.40794 0.49909 0.64060	0.24168 0.26165 0.30473 0.36555 0.45642	0.15334 0.16754 0.19208 0.23192 0.28901		0.09026 0.09863 0.11240 0.13367 0.16129	0.07018 0.07597 0.08527 0.09904 0.11656	0.05564 0.05955 0.06568 0.07419 0.08465
		32	0.47444 0.52321 0.62106 0.77116	0.31485 0.34256 0.40087 0.48667	0.24380 0.26285 0.30483 0.36199	0.16674 0.18168 0.20748 0.24895	0.12779 0.13833 0.15603 0.18385		0.07244 0.07822 0.08745 0.10095	0.05591 0.05972 0.06558 0.07352
		16	0.43971 0.48275 0.57021	0.30758 0.33368 0.38975					0.07034 0.07579 0.08440	0.05276 0.05627 0.06163
	Size	che SS	1200213	K 4 8 16 32 64 128 256 512	16K 4 8 8 16 32 64 128 256 512	2K 4 8 8 16 32 64 128 256 512	11K 4 8 16 32 32 64 128 128 256	128K 4 8 16 32 32 64 64 128 256 512	6K 4 8 8 16 32 64 128 256 512	2K 4 8 8 16 32 64 128 256 256
		$C_{2i}$	4K	8 W	16	32W	64K	12	256K	512K

		512	0.90027 0.85142 0.85142 0.86558 0.90638 0.96262 1.00000	0.84621 0.78253 0.74781 0.74795 0.78556 0.84925 0.92342 0.98816	0.81923 0.74020 0.69648 0.69273 0.72847 0.79476 0.87562	0.74919 0.65108 0.59588 0.57567 0.59856 0.65892 0.74773	0.64213 0.53021 0.44764 0.40888 0.40669 0.43541 0.49976	0.60005 0.48220 0.39584 0.35196 0.34140 0.35590 0.40099	0.54733 0.42346 0.33306 0.28233 0.26188 0.26203 0.28324	0.49988 0.37343 0.28276 0.22912 0.20281 0.19405 0.20066
er Byte)		256	0000000	0.82919 0.75476 0.71183 0.70705 0.74176 0.80729	0.78643 0.69673 0.64356 0.62183 0.64222 0.69869		0.62682 0.51275 0.42904 0.38825 0.38193 0.40281	0.58695 0.46653 0.37770 0.32980 0.31459 0.32326	0.53812 0.41364 0.32287 0.27087 0.24837 0.24524 0.26100	0.49036 0.36400 0.27372 0.21986 0.19299 0.18359
Overhead, 0.333333333333333 Cydes Per Byte	Cache	128	000000	0.79196 0.70593 0.65522 0.63635 0.65862 0.71635	0.76503 0.66844 0.59779 0.55429 0.55169 0.58580	000000	0.61905 0.50410 0.41971 0.37744 0.36773 0.38165	0.57779 0.45644 0.36646 0.31637 0.29780 0.30111	0.53197 0.40723 0.31631 0.26330 0.23920 0.23383	0.48443 0.35854 0.26878 0.21501 0.18780
333333	Data	64	0.84529 0.77626 0.73197 0.71512 0.73484	0.82631 0.74764 0.68649 0.64901	0.77621 0.67979 0.60661 0.55707 0.54583	0	0.61493 0.50002 0.41571 0.37239 0.35946	0.56254 0.44146 0.35248 0.30212 0.28153	0.50282 0.38018 0.29289 0.24218	0.44423 0.32344 0.24027 0.19131 0.16661
333333		32	0.85821 0.79319 0.74203 0.71207	0.82596 0.74568 0.68196 0.63947	0.78355 0.68850 0.61540 0.56353	0.69719 0.58834 0.50120 0.45272	0.62315 0.50676 0.41825 0.36798	0.55121 0.43146 0.34424 0.29425	0.48093 0.36176 0.27879 0.23063	0.41149 0.29777 0.22207 0.17828
d, 0.333		16	000	0.82888 0.74967 0.68663	0.78612 0.69303 0.62180	0.71060 0.60325 0.51467	0.63270 0.51821 0.43009	0.55376 0.43681 0.35182	0.47601 0.36131 0.28258	0.40075 0.29293 0.22254
Overhe		512	0.91587 0.86336 0.80332 0.75087 0.72199 0.72453 0.75098	0.86914 0.79282 0.70879 0.63977 0.60316 0.63392 0.63392	0.83320 0.74098 0.64280 0.56235 0.51675 0.51109 0.53353	0.72817 0.60572 0.49174 0.40777 0.36288 0.35410 0.37205	0.70192 0.57395 0.45804 0.37431 0.32910 0.31810 0.33158	0.56745 0.42948 0.32055 0.24936 0.21272 0.20242 0.20956	0.49928 0.36370 0.26331 0.20058 0.16886 0.15945 0.16418	0.43931 0.30983 0.21895 0.16422 0.13692 0.12842 0.12842
Cycles	a		0.90381 0.84463 0.77734 0.71842 0.68550 0.68703 0.71301	0.84569 0.75903 0.66601 0.59049 0.54811 0.54778			0.67031 0.53633 0.41839 0.33479 0.28934 0.27634		0.46728 0.33465 0.23923 0.18084 0.15163 0.14298 0.14728	0.38845 0.26706 0.18564 0.13803 0.11473 0.10760
hes (15	on Cache	128	0.89023 0.82391 0.74957 0.68550 0.64871 0.64855	0.81627 0.71768 0.61490 0.53236 0.48581 0.47989	0.78571 0.67540 0.56353 0.47481 0.42307 0.40898	0.68043 0.54788 0.43007 0.34603 0.30040	0.62704 0.48667 0.36730 0.28460 0.23878	0.51566 0.37874 0.27579 0.21078 0.17772	0.43204 0.30341 0.21368 0.15985 0.13308	0.34867 0.23484 0.16097 0.11862 0.09808 0.09167
and Data Sector Caches (15 Sector Size (Bytes)	Instruction			0.80100 0.69659 0.58931 0.50396 0.45524				0.47401 0.34015 0.24329 0.18369 0.15374	0.38802 0.26652 0.18496 0.13722 0.11383	0.30708 0.20293 0.13759 0.10089 0.08327
Sector S	I			0.79372 0.68587 0.57530 0.48709	0.75798 0.63814 0.51959 0.42672	0.64601 0.50736 0.38762 0.30378	0.56526 0.42332 0.31031 0.23579	0.46741 0.33401 0.23798 0.17909	0.38122 0.26082 0.18050 0.13365	0.30132 0.19853 0.13436 0.09835
		16	0.85122 0.76516 0.67033	0.77722 0.66380 0.54955	0.50413 0.50413	0.50067 0.37888	0.55516 0.41320 0.30135	0.46170 0.32887 0.23372	0.37666 0.25691 0.17741	0.29859 0.19623 0.13232
ization for Unified, Instruction				0.89319 0.83787 0.79146 0.77072 0.78940 0.84641 0.92929 1.00000	0.84779 0.77087 0.67000 0.67827 0.73123 0.81580	0.75843 0.65357 0.57069 0.52249 0.51873 0.55925 0.63822	0.64499 0.52340 0.42792 0.37315 0.35695 0.37367 0.42349	0.58566 0.46191 0.36991 0.31882 0.30165 0.31011 0.34558	0.49517 0.37068 0.28300 0.23379 0.21318 0.21163 0.22766	0.43009 0.30971 0.22831 0.18202 0.16032 0.15398 0.15398
nified, I				0.86484 0.79572 0.73606 0.70418 0.71378 0.76618	0.81169 0.72126 0.64455 0.59744 0.59278 0.63312		0.62028 0.49602 0.40026 0.34527 0.32678 0.33769	0.54590 0.42127 0.33077 0.28016 0.26119 0.26499	0.47929 0.35573 0.26955 0.22088 0.19969 0.19645	0.41704 0.29846 0.21903 0.17386 0.15251 0.14612
n for U	Cache	128	0.90292 0.85140 0.80655 0.78399 0.79688	0.82774 0.74427 0.67340 0.63142 0.63055 0.67432	0.78512 0.68579 0.59940 0.54145 0.52415	0.67635 0.55702 0.46038 0.40262 0.38379	0.60336 0.47811 0.38297 0.32850 0.30884 0.31574	0.52790 0.40366 0.31435 0.26418 0.24406	0.46617 0.34408 0.25977 0.21214 0.19095 0.18669	0.40649 0.28977 0.21225 0.16818 0.14721
Utilizatio	Unified		0.000	0.83393 0.75150 0.67681 0.62663 0.61452	0.78465 0.68474 0.59782 0.53813 0.51706	0.68344 0.56509 0.46799 0.40904 0.38776	0.61236 0.48716 0.39062 0.33400 0.31104	0.52615 0.40250 0.31362 0.26310 0.24168	0.45534 0.33515 0.25288 0.20634 0.18526	0.38990 0.27659 0.20242 0.16040 0.14027
		32	0.89359 0.83659 0.78301 0.74748	0.83594 0.75396 0.67945 0.62816	0.78766 0.68853 0.60198 0.54091	0.70477 0.58964 0.49291 0.43235	0.63478 0.51013 0.41072 0.34954	0.54474 0.42083 0.33001 0.27676	0.46636 0.34623 0.26333 0.21578	0.39427 0.28177 0.20780 0.16552
gn Target Bus		16	0.89083 0.83283 0.77844	0.84030 0.76074 0.68884	79494 69890 61501	0.71274 0.59992 0.50468	0.63911 0.51598 0.41754	0.54950 0.42785 0.33875	0.46734 0.35004 0.26948	0.38968 0.28142 0.21108
Desig	41	$\mathbf{s}\mathbf{s}$	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	
	$\mathbf{s}$	Cache	4K	8K	16K	32K	64K	128K		512K

Table 22: Design target bus utilization, 15 cycle latency, 3 cycles per word.




Figure 13: Instruction cache design target bus utilization, cache sizes 4K, 16K, 64K, 256K; 15 cycle latency, 3 cycles per word.




Figure 14: Instruction cache design target bus utilization, cache sizes 8K, 32K, 128K, 512K; 15 cycle latency, 3 cycles per word.




Figure 15: Data cache design target bus utilization, cache sizes 4K, 16K, 64K, 256K; 15 cycle latency, 3 cycles per word.




Figure 16: Data cache design target bus utilization, cache sizes 8K, 32K, 128K, 512K; 15 cycle latency, 3 cycles per word.

		512	3.71059 2.89803 2.75025 2.91876 3.50146 4.76119 7.13514	2.73522 2.16739 2.04639 2.31112 2.89060 4.03369 6.18601 2.29828 1.71538 1.71538	1.93153 2.34116 3.15306 4.70774 1.90530	1.58676 1.48572 1.57589 1.57589 2.21834 3.03472	1.56918 1.37110 1.28131 1.25706 1.27360 1.32699 1.43600	1.46873 1.30185 1.22439 1.19924 1.20437 1.23172 1.39079	1.39217 1.24724 1.17762 1.14986 1.14504 1.15386 1.17730	1.33278 1.20593 1.14390 1.11610 1.10645 1.10652 1.11510
		256	07 83 25 15 15 21			.,.,		1.44229 1.28204 1.28204 1.20650 1.17914 1.17943 1.124015 1.124015 1.	1.37627 1. 1.23608 1. 1.16827 1. 1.14014 1. 1.13356 1. 1.13901 1. 1.15649 1.	1.31905 1.19662 1.13647 1.10897 1.10987 1.109821 1.10541 1.105
er Byte)	Cache	128		24578 81000 67165 65995 77556 05404 95804 61415 47546	1.54419 1 1.54419 1 2 2 1.67863 1			1.42236 1 1.26783 1 1.19395 1 1.16551 1 1.16250 1 1.17505 1	1.36408   1 1.22738   1 1.16090   1 1.13240   1 1.12448   1 1.12773   1	1.30914 1 1.18995 1 1.13115 1 1.10392 1 1.09352 1 1.09234 1
Cycles Per Byte)	Data (	64	140 104 790 318 345		1.38411 1			1.40891   1.25815   1.18548   1.15618   1.15067   1.1506	1.35244 1 1.21915 1 1.15393 1 1.12521 1 1.11614 1	1.29838 1 1.18266 1 1.12530 1 1.09833 1 1.08759 1
		32		2.00103 1.63723 1.48735 1.42935 1.85913 1.53945 1.40737 1.34898	1.63245				1.34021 1.21070 1.14706 1.11830	1,28832 1,17605 1,12031 1,09383
Access Delay for Unified, Instruction, and Data Sector Caches (6 Cycles Overhead, 0.25		16		1.93179 1.58930 1.44748 1.43926 1.52465 1.39406	1.60293	1.27261		1.38359 1.24013 1.17004	1.33188 1.20495 1.14244	1.28085 1.17077 1.11605
3 Cycles		512	2 1 1 1 1 2 3	· ·	1.20924 1.22261 1.25788 1.32589 1.33915	<del></del>		1.07973 1.04834 1.03291 1.02570 1.02372 1.02623	1.04915 1.02977 1.02022 1.01574 1.01438 1.01438 1.01576	1.02677 1.01620 1.01099 1.00854 1.00766 1.00774 1.00842
aches (6	e	256	111122		1.16719 1.17427 1.19831 1.29072				1.04323 1.02619 1.01779 1.01385 1.01245 1.01264 1.01286	1.02170 1.01315 1.00894 1.00696 1.00625 1.00633
Sector C	on Cache	128	2.61416 1.98396 1.68365 1.55215 1.51928 1.56473	1.80915 1.48920 1.33372 1.26389 1.25838 1.25838 1.30449 1.20520 1.15936	1.14349 1.14736 1.26958		1.14942 1.08903 1.05920 1.04500 1.03939 1.03900	1.06471 1.03915 1.02656 1.02066 1.01856	1.03749 1.02268 1.01537 1.01193 1.01069	1.01829 1.01108 1.00752 1.00585 1.00525
I Data S	5	64	2.42622 1.86747 1.60043 1.48252 1.45158	1.72824 1.43888 1.29791 1.23394 1.21361 1.45535 1.27191 1.18217 1.14019	1.12485	1.15157 1.15157 1.10210 1.07078	1.13727 1.08154 1.05397 1.04077 1.03541	1.05852 1.03537 1.02396 1.01860 1.01667	1.03192 1.01933 1.01311 1.01019	1.01474 1.00895 1.00609 1.00475 1.00427
ion, and	I	32	2.07226 1.64792 1.44222 1.35108	1.64413 1.38619 1.26021 1.20233 1.41944 1.24954 1.16622 1.12687	1.22569		1.11017 1.06572 1.04375 1.03327	1.05408 1.03266 1.02209 1.01711	1.02831 1.01713 1.01162 1.00902	1.01316 1.00799 1.00543 1.00424
Instruct		16		1.60830 1.36375 1.24411 1.40340 1.23948 1.15899	1.20209	1.11982	1.10302 1.06141 1.04086	1.05052 1.03050 1.02061	1.02568 1.01552 1.01052	1.01220 1.00739 1.00502
Jniffed, 1		512	4.67553 3.36606 2.83565 2.70340 2.90529 3.52329 4.73108 7.07605		1.60461 1.77148 2.10834 2.74094 1.76960	1.48070 1.35765 1.31544 1.33220 1.40995 1.56985 1.87022	1.42404 1.26634 1.19189 1.16336 1.16289 1.18471 1.23211	1.26275 1.16591 1.12015 1.10266 1.10167 1.11234 1.13635	1.18207 1.11352 1.08036 1.06641 1.06309 1.06611 1.07499 1.09020	1.14258 1.08793 1.06118 1.04912 1.04502 1.04532 1.04901
lay for U		256	3.97209 2.88958 2.43169 2.29788 2.40771 2.80499 3.59563		1.44310 1.54427 1.75015 1.65942	1.40986 1.29566 1.24837 1.24500 1.27833 1.35167	1.38025 1.23770 1.17012 1.14348 1.14105 1.15648 1.19115	1.22240 1.13966 1.10007 1.08417 1.08183 1.08838	1.17013 1.10576 1.07449 1.06105 1.05740 1.05942	1.13454 1.08282 1.05744 1.04589 1.04185 1.04199
cess Del	Cache		3.32169 2.47202 2.10780 1.99447 2.06614 2.33988		1.32965 1.37748 1.50849			1.20513 1.12835 1.09134 1.07609 1.07301	1.16010 1.09933 1.06974 1.05685 1.05309	1.12779 1.07851 1.05430 1.04319 1.03919
	Unified	64	2.95938 2.23247 1.91909 1.85967	2.12780 1.70230 1.50879 1.43221 1.43251 1.79547 1.49051 1.35173 1.29312	1.28599	1.27432 1.19508 1.16323 1.15927	1.31663 1.19624 1.13860 1.11482 1.10984	1.19338 1.12069 1.08552 1.07072 1.06715	1.15296 1.09468 1.06621 1.05363 1.04972	1.12198 1.07473 1.05146 1.04065 1.03663
Average Memory		32	2.69732 2.06536 1.77998 1.67113	2.00994 1.62585 1.45116 1.38001 1.68477 1.42043 1.30012 1.24781	1.41731	1.25860 1.18300 1.15203	1.29133 1.17934 1.12519 1.10197	1.18306 1.11381 1.08014 1.06559	1.14533 1.08976 1.06254 1.05037	1.11544 1.07059 1.04840 1.03797
Aver		16		1.92774 1.57320 1.41222 1.4522 1.41222 1.64591 1.39524 1.28110						1.11029 1.06734 1.04607
		he SS		16 16 32 64 128 256 512 64 64 64 18				K 4 8 16 32 64 128 256	. 4 8 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512
	o	$C_{ac}$	4K	8K 16K	32K		64K	128K	256K	512K

Table 23: Design target delay with 6 cycle bus access overhead, 1 cycle per word transferred.

		512	7.19563 5.03332 4.32547 4.15225 4.52479 5.65200 7.92394 12.40492	4.96621 3.48070 2.90255 2.72005 2.84749 3.33837 4.42373 6.53433	3.96751 2.79385 2.35922 2.22693 2.31261 2.65881 3.42988 4.95677	3.06925 2.24687 1.93121 1.79797 1.81149 1.97622 2.37498 3.17138	2.30098 1.78859 1.53449 1.42231 1.38553 1.40444 1.49206 1.66861	2.07137 1.64144 1.42634 1.32733 1.28797 1.28661 1.32818	1.89639 1.52538 1.33747 1.24619 1.20437 1.19030 1.20010	1.76064 1.43761 1.27341 1.19074 1.15000 1.13174 1.12990
			7. 4.4. 7.7.		ଷ୍ଟାରୀ ପ୍ରାପ୍ଷ୍ୟ	6,0144496		2444444		
yte)		256	5.68815 3.3.95126 9.3.26908 7.3.05218 1.3.19446 8.3.77071 5.01908	4.55665 3.16043 2.62179 0.2.44439 3.2.52774 3.2.91265 3.76978	3.47455 2.48719 3.2.10121 3.1.93136 3.1.93688 3.2.1632 2.55657	2.88987 2.11928 1.76375 1.58309 7.1.52031 1.54223 1.66032	2.21344 1.73161 3.1.49221 7.1.38421 1.34432 9.1.35066 1.41138	2.01095 3 1.59934 1 1.39234 1 1.29430 7 1.25283 1 1.24532 1.27103	1.86005 1.50166 1.31971 1.23023 1.18819 1.17193 1.17661	1.72925 1.41782 1.25930 1.17902 1.13932 1.11897
Cycles Per Byte	Cache		5.07941 3.50083 2.88109 2.66897 2.74631 3.16718	3.84749 2.72125 2.27613 2.08420 2.09283	3.18981 2.30507 1.90338 1.69822 1.63400 1.67308	2.55116 1.92426 1.61259 1.47128 1.41977 1.42983	2.16170 1.69725 1.46576 1.35967 1.31691 1.31359	1.96539 1.56913 1.36851 1.27190 1.22897 1.21650	1.83218 1.48318 1.30570 1.21751 1.17540 1.15798	1.70660 1.40365 1.24918 1.17073 1.13177 1.11421
Cycles	Data	64	4.56891 3.16759 2.59201 2.34087 2.33645	3.52207 2.50983 2.04690 1.81612 1.74766	3.04655 2.20363 1.81970 1.61682 1.54125	2.48935 1.88299 1.58079 1.44148 1.38608	2.12285 1.67093 1.44517 1.34011 1.29440	1.93465 1.54857 1.35241 1.25657 1.21231	1.80557 1.46570 1.29248 1.20571 1.16366	1.68201 1.38815 1.23806 1.16154 1.12342
ad, 0.25		32		3.28806 2.35410 1.92596 1.70536	2.96372 2.14634 1.77400 1.57332	2.44559 1.85380 1.55809 1.41992	2.06514 1.62828 1.40761 1.30101	1.90443 1.52833 1.33672 1.24202	1,77763 1,44773 1,27942 1,19435	1.65901 1.37411 1.22859 1.15414
Overhead, 0.25		16	3.78107 2.67090 2.15174	3,12980 2,25226 1,85022	2.91830 2.11489 1.74872	2.37813 1.80596 1.51796	2.02177 1.59890 1.38440	1.87678 1.51027 1.32309	1,75857 1,43551 1,27063	1.64195 1.36289 1.22050
Cycles		512	5.95290 3.82359 2.77246 2.25430 2.02904 1.99557 2.10275	3.76503 2.56489 1.96654 1.67633 1.54540 1.52645 1.57943	2.58132 1.88957 1.54341 1.37210 1.29484 1.27533 1.29103 1.34778	1.77521 1.43673 1.26708 1.18227 1.14356 1.13200 1.13782 1.16021	1.47835 1.26882 1.16377 1.11117 1.08679 1.07884 1.08100 1.09167	1.18225 1.10273 1.06252 1.04222 1.03269 1.02934 1.02960 1.03303	1.11233 1.06325 1.03841 1.02586 1.01993 1.01778 1.01779	1.06118 1.03443 1.02088 1.01403 1.01079 1.00957 1.00950
ches (15	01	256		3.28152 2.28809 1.79188 1.54913 1.43980 1.41955 1.45416	2.30838 1.73275 1.44458 1.30140 1.23558 1.21555 1.22381	1.66450 1.37269 1.22636 1.15306 1.11908 1.10772 1.11055	1.41301 1.23081 1.13939 1.09352 1.07204 1.06454 1.06552	1.16444 1.09254 1.05618 1.03782 1.02919 1.02608 1.02620	1.09882 1.05566 1.03379 1.02275 1.01754 1.01564	1.04960 1.02795 1.01698 1.01144 1.00881 1.00783
Access Delay for Unified, Instruction, and Data Sector Caches (15 Sector Size (Bytes)	n Cache			2.84948 2.03955 1.63407 1.43353 1.34258 1.31958	0.0000	1.61617 1.34449 1.20830 1.14008 1.10823 1.09719	1.34153 1.18918 1.11249 1.07392 1.05550	1.14791 1.08319 1.05047 1.03394 1.02615 1.02333	1.08570 1.04820 1.02920 1.01961 1.01506 1.01338	1.04180 1.02354 1.01429 1.00961 1.00740 1.00656
Data Secto	nstruction	64			2.04080 1.57782 1.34612 1.23032 1.17593	1.57767 1.32209 1.19399 1.12979 1.09974	1.31375 1.17328 1.10254 1.06698 1.04990	1.13376 1.07516 1.04552 1.03055 1.02349	1.07297 1.04108 1.02491 1.01674 1.01288	1.03370 1.01902 1.01157 1.00780 1.00602
on, and Date Sector Size	Ir				1.95872 1.53027 1.31582 1.20843	1.51586 1.28598 1.17068 1.11283	1.25181 1.13964 1.08312 1.05466		1.06472 1.03641 1.02207 1.01482	1.03008 1.01697 1.01032 1.00696
nstructi		-				1.46193 1.25462 1.15042	1.23546 1.13051 1.07763		1.05869 1.03299 1.01998	1.02789 1.01571 1.00953
nified, L		512	9.40121 6.02789 4.48773 3.79845 3.68472 4.12091 5.21079 7.48414	6.27826 4.12132 3.11502 2.66019 2.54931 2.74042 3.27579 4.36939	4.05341 2.77913 2.18602 1.92204 1.85194 1.95420 2.25084 2.85786	2.75908 2.02148 1.67954 1.51822 1.46809 1.50704 1.64312 1.92866	1.96924 1.56597 1.36459 1.26838 1.22953 1.22846 1.26195 1.33650	1.60058 1.35256 1.22828 1.16865 1.14326 1.13894 1.15388 1.15388	1.41617 1.24122 1.15269 1.10910 1.08890 1.08177 1.08464 1.09626	1.32590 1.18685 1.11623 1.08070 1.06344 1.05605 1.05532 1.05998
y for U		256		5.18446 3.44589 2.63180 2.25760 2.14930 2.26820 2.63393	3.41347 2.39955 1.92381 1.69849 1.62437 1.67318 1.84660	2.50724 1.87096 1.56175 1.40804 1.34523 1.34425 1.39688	1.86915 1.50511 1.32323 1.23571 1.19875 1.19354 1.21572	1.50835 1.29677 1.19012 1.13828 1.11531 1.10932 1.11762	1.38887 1.22474 1.14154 1.10030 1.08088 1.07349 1.073484	1.30753 1.17598 1.10914 1.07540 1.05897 1.05193
ess Dele	Cache	128			3.03471 2.17167 1.75418 1.54777 1.46451 1.46688	2.16227 1.67240 1.42872 1.31136 1.26270 1.25845	1.80230 1.46462 1.29585 1.21432 1.17885 1.17120	1.46887 1.27274 1.17355 1.12501 1.10288 1.09573	1.36594 1.21108 1.13251 1.09340 1.07481 1.06739	1.29209 1.16684 1.10318 1.07095 1.05522 1.04841
1 1	Unified	64	5.47857 3.61899 2.74626 2.33717 2.21135		2.81821 2.04234 1.66829 1.48155 1.40298	2.00850 1.58294 1.37065 1.26816 1.22443	1.72372 1.41702 1.26333 1.18863 1.15478		1.34962 1.20120 1.12580 1.08811 1.07006	1.27882 1.15879 1.09777 1.06678 1.05161
Average Memory		32	4.87959 3.26389 2.48197 2.10256	3.30844 2.32994 1.85719 1.62430		1.95385 1.54952 1.34771 1.24976	1.66589 1.38110 1.23786 1.16752		1.33218 1.19074 1.11883 1.08274	1.26385 1.14999 1.09196 1.06238
Avera			4.12681 2.81677 2.18260			1.89316 1.51256 1.32257	1.63829 1.36357 1.22525		1.31709 1.18173 1.11285	1.25209 1.14310 1.08754
		$\mathbf{s}$	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	8 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512		4 8 16 32 64 128 256 512	4 8 16 32 64 128 256 512
	$Si_2$	_	4K	8K	16K	32K	64K	128K	256K	512K

Table 24: Design target delay with 15 cycle bus access overhead, 1 cycle per word transferred.

Comparison of L1 Cache Organizations – 6 Cycle Overhead Memory Delay												
Budget	Unifie	d Cache	Instruct	ion Cache	Data	Cache						
(Bytes)	Normal	${f Sector}$	Normal	${f Sector}$	Normal	Sector						
5.26K	2.148  c4K	2.148 c4K	$1.882~{ m c4K}$	$1.882~{ m c4K}$	1.980 c4K	1.980 c4K						
3.20K	32/32	32/32	32/32	32/32	32/32	32/32						
6.62K	2.148  c4K	2.148  c4K	$1.882~{ m c4K}$	$1.882~{ m c4K}$	1.980 c4K	1.980 c4K						
0.021	32/32	32/32	32/32	32/32	32/32	32/32						
8.35K	1.950  c8K	$1.773~\mathrm{c8K}$	1.608 c8K	$1.572~\mathrm{c8K}$	1.980 c4K	1.895~c8K						
0.0011	128/128	128/64	128/128	128/64	32/32	128/64						
10.52K	1.700  c8K	1.700  c8K	1.506  c8K	1.506  c8K	$1.742~{ m c8K}$	$1.742~{ m c8K}$						
10.0211	32/32	32/32	64/64	64/64	32/32	32/32						
13.25K	$1.700~\mathrm{c8K}$	1.700  c8K	$1.506~\mathrm{c8K}$	1.506 c8K	$1.742~\mathrm{c8K}$	$1.742~\mathrm{c8K}$						
10.2011	32/32	32/32	64/64	64/64	32/32	32/32						
16.69K	1.608 c16K	$1.531~\mathrm{c}16\mathrm{K}$	1.456  c16K	1.444 c16K	1.722 c16K	$1.597~\mathrm{c}16\mathrm{K}$						
	128/128	128/64	128/128	128/64	128/128	128/64						
21.03K	1.504 c16K	1.504 c16K	1.396 c16K	1.396 c16K	1.546 c16K	1.546 c16K						
	32/32	32/32	64/64	64/64	32/32	32/32						
26.50K	1.504 c16K	1.504 c16K	1.396 c16K	1.396 c16K	1.546 c16K	1.546 c16K						
	32/32	32/32	64/64	64/64	32/32	32/32						
33.39K	1.342 c32K	1.305 c32K	1.266 c32K	1.260 c32K	1.456 c32K	1.391 c32K						
-	128/128 1.308 c32K	$\frac{128/64}{1.305~{ m c32K}}$	128/128	128/64 1.220 c32K	128/128 1.350 c32K	128/64 1.350 c32K						
42.06K			1.220 c32K 64/64	64/64	$\frac{1.350 \text{ cs2K}}{32/32}$							
	64/64 1.308 c32K	$\frac{128/64}{1.305~c32K}$	1.220 c32K	1.220 c32K	1.350 c32K	32/32 1.350  c32K						
53.00  m K	64/64	$\frac{1.305 \text{ cs}_2\text{K}}{128/64}$	64/64	64/64	$\frac{1.550 \text{ cs}_2\text{K}}{32/32}$	$\frac{1.550 \text{ cs}_2 \text{K}}{32/32}$						
	1.242 c64K	1.28/64 1.222  c64K	1.188 c64K	1.188 c64K	1.322 c64K	$\frac{32/32}{1.278 \text{ c}64\text{K}}$						
66.77K	128/128	$\frac{1.222 \text{ co4K}}{128/64}$	1.188 CO4K 128/128	$1.188 \pm 0.4$ K $128/128$	1.322  co4K 128/128	$\frac{1.278 \text{ co4K}}{128/32}$						
1	1.218 c64K	1.218 c64K	1.156 c64K	1.156 c64K	1.247 c64K	1.247 c64K						
84.13K	64/64	64/64	64/64	64/64	$\frac{32}{32}$	$\frac{32/32}{32}$						
	1.218 c64K	1.218 c64K	1.156 c64K	1.156 c64K	1.247 c64K	1.247 c64K						
105.99K	64/64	64/64	64/64	64/64	$\frac{32}{32}$	32/32						
100 5 177		1.161 c128K	,	1.131 c128K	,	1.212  c 128 K						
133.54K	128/128	128/64	128/128	128/64	128/128	128/64						
1.00 0517	1.154 c128K	1.154 c128K	1.110 c128K	1.110 c128K	1.175 c128K	1.175 c128K						
168.25K	64/64	64/64	64/64	64/64	32/32	32/32						
211.98K	1.154 c128K	1.154  c128K	1.110 c128K	1.110 c128K	1.175 c128K	1.175 c128K						
211.96K	64/64	64/64	64/64	64/64	32/32	32/32						
267.08K	1.121  c256K	1.118 c256K	1.094 c256K	1.093  c256K	1.161  c256K	1.157  c256K						
201.08K	128/128	128/64	128/128	128/64	128/128	128/64						
336.50K	1.109  c256K	1.109  c256K	1.078  c256K	1.078 c256K	1.124  c256K	1.124  c256K						
300.001	64/64	64/64	64/64	64/64	32/32	32/32						
423.96K	1.109 c256K	1.109  c256K	1.078 c256K	1.078 c256K	1.124  c256K	1.124  c256K						
120.0011	64/64	64/64	64/64	64/64	32/32	32/32						
534.16K	1.085 c512K	1.085  c 512 K		1.066 c512K	1.114 c512K	1.114  c512K						
551.1010	128/128	128/128	128/128	128/64	128/128	128/128						
673.00K	1.077  c512K	1.077  c512K	1.055  c512K	1.055 c512K	1.087 c512K	1.087 c512K						
	64/64	64/64	64/64	64/64	32/32	32/32						

Table 25: Best L1 cache for a given total (gross) bit budget, 6 cycle main memory latency, 1 word per cycle transfer bandwidth. Each entry consists of memory delay, cache size, sector/subsector size. Sector cache organization are shown in **bold**.

Comparison of L1 Cache Organizations - 15 Cycle Overhead Memory Delay											
Budget	Unified	l Cache	Instructi	on Cache	Data	$\mathbf{Cache}$					
(Bytes)	Normal	Sector	Normal	Sector	Normal	Sector					
5.26K	2.829  c4K	2.829  c4K	2.333  c4K	2.333  c4K	2.610  c4K	2.610  c4K					
3.20K	64/64	64/64	64/64	64/64	32/32	32/32					
6.62K	2.829  c4K	$2.829~{ m c4K}$	2.333  c4K	2.333  c4K	2.610  c4K	2.610  c4K					
0.021	64/64	64/64	64/64	64/64	32/32	32/32					
8.35K	2.175  c8K	2.089 c8K	1.752  c8K	$1.752~\mathrm{c8K}$	$2.504~\mathrm{c8K}$	$2.261~\mathrm{c8K}$					
0.0011	128/128	128/64	128/128	128/128	128/128	128/64					
10.52K	$2.023~\mathrm{c8K}$	$2.023~\mathrm{c8K}$	1.713  c8K	1.713  c8K	2.209  c8K	2.209  c8K					
10.0211	64/64	64/64	64/64	64/64	64/64	64/64					
13.25K	$2.023~\mathrm{c8K}$	2.023 c8K	1.713 c8K	$1.713~\mathrm{c8K}$	2.209  c8K	2.209  c8K					
	64/64	64/64	64/64	64/64	64/64	64/64					
16.69K	1.752  c16K	1.748 c16K	1.564 c16K	1.564 c16K	1.893 c16K	1.841 c16K					
	128/128	128/64	128/128	128/128	128/128	128/64					
21.03K	1.713 c16K	1.713 c16K	1.558 c16K	1.558 c16K	1.806 c16K	1.806 c16K					
	64/64	64/64	64/64	64/64	64/64	64/64					
26.50K	1.713 c16K	1.713 c16K	1.558 c16K	1.558 c16K	1.806 c16K	1.806 c16K					
	64/64	64/64	64/64	64/64	64/64	64/64					
33.39K	1.423 c32K	1.423 c32K	1.329 c32K	1.329 c32K	1.564 c32K	1.551 c32K					
	128/128	128/128	128/128	128/128	128/128	128/64					
42.06K	1.423 c32K	1.423 c32K	1.310 c32K	1.310 c32K	1.527 c32K	1.527 c32K					
	128/128 1.423 c32K	128/128 1.423 c32K	64/64 1.310 c32K	64/64 1.310 c32K	64/64 1.527 c32K	64/64 1.527 c32K					
53.00K	1.425 C52K 128/128	$\frac{1.425 \text{ cs} 2\text{K}}{128/128}$	64/64	64/64	64/64	64/64					
	1.299 c64K	1.299 c64K	1.233 c64K	1.233 c64K	1.399 c64K	1.399 c64K					
66.77K	1.299  co4K $128/128$	1.299  co4K $128/128$	1.233  CO4K 128/128	$\frac{1.233\ \text{co4K}}{128/128}$	1.399  co4K $128/128$	$1.399 \pm 0.04$ K $128/128$					
	1.299 c64K	1.299 c64K	1.219 c64K	1.219 c64K	1.373 c64K	1.373 c64K					
84.13K	128/128	128/128	64/64	64/64	64/64	64/64					
	1.299 c64K	1.299 c64K	1.219 c64K	1.219 c64K	1.373 c64K	1.373 c64K					
105.99K	128/128	128/128	64/64	64/64	64/64	64/64					
100 7 177	1.212 c128K	1.212 c128K	1.165 c128K	•	1.282 c128K	1.282  c 128 K					
133.54K	128/128	128/128	128/128	128/128	128/128	128/128					
1.00 05 17	1.212 c128K	1.212 c128K	1.155 c128K		1.264  c 128 K	1.264 c128K					
168.25K	128/128	128/128	64/64	64/64	64/64	64/64					
211 001/	1.212  c 128 K	1.212  c 128 K	1.155  c128K	1.155  c128K	1.264 c128K	1.264  c 128 K					
211.98K	128/128	128/128	64/64	64/64	64/64	64/64					
267.08K	1.150  c256K	1.150  c256K	1.116  c256K	1.116  c256K	1.199 c256K	1.199  c256K					
201.08K	128/128	128/128	128/128	128/128	128/128	128/128					
336.50K	1.150  c256K	1.150  c256K	1.110  c256K	1.110  c256K	1.186 c256K	1.186  c256K					
300.001	128/128	128/128	64/64	64/64	64/64	64/64					
423.96K	1.150  c256K	1.150  c256K	1.110  c256K		1.186 c256K	1.186  c256K					
	128/128	128/128	64/64	64/64	64/64	64/64					
534.16K	1.106 c512K	1.106 c512K	1.082 c512K		1.141 c512K	1.141  c512K					
30 1.1011	128/128	128/128	128/128	128/128	128/128	128/128					
$673.00 \mathrm{K}$	1.106 c512K	1.106 c512K	1.077  c512K	1.077  c512K	1.132 c512K	1.132  c512K					
	128/128	128/128	64/64	64/64	64/64	64/64					

Table 26: Best L1 cache for a given total (gross) bit budget, 15 cycle main memory latency, 1 word per cycle transfer bandwidth. Each entry consists of memory delay, cache size, sector/subsector size. Sector cache organization are shown in **bold**.

## **B** Individual Workload Miss Ratios

Our first attempts to measure miss ratios for sector caches involved averaging the miss ratios of each of the individual workloads. Most of the workloads have trace lengths of 10 million instruction references, and 2 to 4 million data references. Some of the traces reference on the order of 100K bytes of distinct data locations, and many fewer distinct instruction locations. Table 27 shows the instruction and data miss ratios of the workloads over the cache sizes we examined (4–512K bytes) with 16–byte blocks. This table shows that with increasing cache size many of the workloads show no improvement in the miss ratio at relatively small cache sizes (which we refer to as *saturation*). Using these individual workloads to measure performance results in inaccurate measurement of the larger caches, so that many of the workloads only measure cold start misses, and never sample capacity misses. To rectify this situation, we multiprogrammed simulation of the traces to create one long trace. The resulting trace accesses almost 8 million distinct data locations, and had in excess of 300 million total instruction and data references.

The rest of this appendix shows the miss ratio plots of groups of the programs used in this paper, split into different workloads. There is a wide variation in program miss ratios and the raw data is made available here for further examination.

Figures 17–25 show the variation in the miss ratios for the different workloads over a number of cache sizes, and for various types of caches. The block size is set at 32 bytes, which is generally an optimal size. These graphs provide insight into how each program we used in our workload varies from the other programs in terms of miss ratio over various cache sizes.

Workload 1 consists of the SPEC92 integer workloads cc1, compress, equitott, espresso, and xlisp. Workload 2 is the floating-point members of the SPEC92 programs we analyzed: alvinn, doduc, fpppp, and tomcatv. In general, these first two sub-workloads were much bigger in text and data size than the remaining programs we looked at, except for workload 5.

Workload 3 consists of programs from the Stanford SPLASH collection: barnes, cholesky, locus, mp3d, water. These are all parallel programs, but were run in uniprocessor mode to characterize their behavior. Workload 4 is a few other parallel programs which were created

at U.C. Berkeley. These programs are matrix, maxflow, and SOR.

Workload 5 consists of the traces of UNIX tools and other traces. These programs are an as1, cpp, fcom, troff, and yacc. The MVStrace contains user and kernel calls from an IBM 370 using the MVS operating system. These programs have the highest miss ratios of all groups.

Figures 26–35 show the data cache miss ratios over the various sub-workloads. Workloads 2 and 3 show little variation between the different sector sizes for the larger cache sizes, the strong factor being the subsector size. Workload 4, which consisted of two programs which stepped through arrays of data (SOR and matrix), show a huge drop in miss ratio between 32K and 64K, as well as strange behavior in sizes 4K and 8K. This is due to the matrix nature of the programs, which do not use the cache very well until the matrices fit reasonably well into the cache. The data would not be re-referenced unless the data fit into the cache. Matrix has a 65 x 65 array of doubles, requiring 33,800 bytes to store it. SOR has a 55 x 55 array of doubles, which requires 24,200 bytes. SOR involves operations in column major order, and needs 55 rows to be able to fit into the cache to take advantage of temporal locality. For smaller caches, increasing the subsector size does not improve the miss ratio, because the data fetched typically is not used before the sector is evicted from the cache. At 32K the miss ratios for all sector sizes is essentially the same except for the larger sectors, which perform rather poorly. These two matrix programs tend to improve in sudden jumps, or not at all, giving rise to strange looking graphs (Figures 32 and 33).

Figures 36–45 show the instruction cache miss ratios of the various sub-workloads used in the analyses in this paper. The workloads are broken into roughly equal pieces of programs that generally group together. We can see from these plots that workloads 1, 2, and 5 are much more substantial than workloads 3 and 4, being able to take advantage of additional cache memory beyond 32K.

The miss ratios for the unified cache are plotted in Figures 46–55. The same data access patterns which distort the graphs in Figures 32 and 33 also show up in Figures 52 and 53.




Figure 17: Instruction cache miss ratios for the SPEC92 workloads, 32-byte block size.




Figure 18: Data cache miss ratios for the SPEC92 workloads, 32-byte block size.




Figure 19: Unified cache miss ratios for the SPEC92 workloads, 32-byte block size.




Figure 20: Instruction cache miss ratios for workloads derived from traces, 32-byte block size.




Figure 21: Data cache miss ratios for work-loads derived from traces, 32-byte block size.




Figure 22: Unified cache miss ratios for the workloads derived from traces, 32-byte block size.




Figure 23: Instruction cache miss ratios for the SPLASH workload, 32-byte block size.




Figure 24: Data cache miss ratios for the SPLASH workload, 32-byte block size.

Miss Ratios of Individual Workloads with 16 Byte Blocks										
Worklo	$_{ m ads}$				Cache Siz		100		T	
		4	8	16	32	64	128	256	512	
barnes	inst	0.000880	0.000856	0.000169	0.000167	0.000167	0.000167	0.000167	0.000167	
	data	0.035797	0.003668	0.000503	0.000426	0.000426	0.000426	0.000426	0.000426	
cholesky	inst	0.000102	0.000097	0.000094	0.000094	0.000094	0.000094	0.000094	0.000094	
	data	0.017379	0.017304	0.015518	0.015172	0.014903	0.012085	0.005594	0.005578	
locus	inst	0.018694	0.004797	0.000193	0.000193	0.000193	0.000193	0.000193	0.000193	
	data	0.019309	0.015378	0.011865	0.009814	0.008198	0.007505	0.006481	0.006374	
mp3d	inst	0.000510	0.000202	0.000174	0.000173	0.000173	0.000173	0.000173	0.000173	
pou	data	0.078257	0.074428	0.068169	0.057351	0.043272	0.036158	0.007208	0.007144	
water	inst	0.042235	0.000743	0.000594	0.000215	0.000215	0.000215	0.000215	0.000215	
	data	0.013299	0.005944	0.002552	0.000561	0.000561	0.000561	0.000561	0.000561	
matrix	inst	0.000167	0.000120	0.000120	0.000120	0.000120	0.000120	0.000120	0.000120	
111401121	data	0.129119	0.129106	0.129028	0.128507	0.005823	0.003861	0.003859	0.003859	
maxflow	inst	0.000050	0.000050	0.000050	0.000050	0.000050	0.000050	0.000050	0.000050	
III danio w	data	0.009243	0.008863	0.007470	0.005350	0.001338	0.001338	0.001338	0.001338	
sor	inst	0.000100	0.000088	0.000088	0.000088	0.000088	0.000088	0.000088	0.000088	
501	$_{ m data}$	0.168515	0.168406	0.167823	0.007861	0.000877	0.000877	0.000877	0.000877	
alvinn	inst	0.000044	0.000043	0.000043	0.000043	0.000043	0.000043	0.000043	0.000043	
arvinn	$_{ m data}$	0.002942	0.002942	0.001588	0.001587	0.001587	0.001587	0.001587	0.001587	
doduc	inst	0.102843	0.061476	0.013194	0.012288	0.000876	0.000596	0.000596	0.000596	
doduc	data	0.038600	0.030499	0.022745	0.002331	0.001962	0.001700	0.001700	0.001700	
fpppp	inst	0.217355	0.187229	0.178766	0.079325	0.010795	0.000607	0.000607	0.000607	
трррр	$_{ m data}$	0.031030	0.004447	0.002946	0.001845	0.001117	0.001006	0.001006	0.001006	
tomcaty	inst	0.000086	0.000064	0.000064	0.000064	0.000064	0.000064	0.000064	0.000064	
tomeatv	data	0.069721	0.062686	0.062647	0.043094	0.043090	0.043081	0.043064	0.043030	
cc1	inst	0.078809	0.045899	0.024318	0.011103	0.004722	0.002344	0.001244	0.001244	
cer	$_{ m data}$	0.041180	0.026345	0.014394	0.009290	0.005697	0.003561	0.003540	0.003540	
compress	inst	0.000065	0.000061	0.000061	0.000061	0.000061	0.000061	0.000061	0.000061	
Compicss	data	0.097531	0.088284	0.077386	0.065388	0.051291	0.034777	0.016130	0.010785	
eqntott	inst	0.000109	0.000074	0.000074	0.000074	0.000074	0.000074	0.000074	0.000074	
cqnioii	data	0.061804	0.056848	0.051103	0.043791	0.035188	0.025626	0.019041	0.014296	
espresso	inst	0.014938	0.007485	0.000187	0.000184	0.000184	0.000184	0.000184	0.000184	
espresso	data	0.014765	0.008331	0.003954	0.002159	0.001790	0.001790	0.001790	0.001790	
xlisp	inst	0.007909	0.000162	0.000148	0.000140	0.000140	0.000140	0.000140	0.000140	
хнэр	$_{ m data}$	0.034660	0.019326	0.015735	0.008978	0.000912	0.000912	0.000912	0.000912	
as1	inst	0.087669	0.050102	0.003530	0.002150	0.000458	0.000456	0.000456	0.000456	
ası	$_{ m data}$	0.106615	0.040030	0.027989	0.024913	0.022277	0.018388	0.014483	0.010891	
срр	inst	0.008586	0.000686	0.000114	0.000114	0.000114	0.000114	0.000114	0.000114	
СББ	$_{ m data}$	0.017775	0.016292	0.008407	0.003314	0.002352	0.002069	0.002069	0.002069	
fortran	inst	0.084499	0.056420	0.048730	0.008145	0.000721	0.000662	0.000662	0.000662	
10111411	data	0.079936	0.049418	0.021782	0.016998	0.014628	0.010863	0.009771	0.009714	
troff	inst	0.031256	0.014325	0.005347	0.000300	0.000289	0.000289	0.000289	0.000289	
01011	data	0.018224	0.007748	0.003852	0.002514	0.002092	0.002064	0.002064	0.002064	
yacc	inst	0.011323	0.000278	0.000093	0.000093	0.000093	0.000093	0.000093	0.000093	
yacc	data	0.038315	0.004735	0.004024	0.000893	0.000890	0.000890	0.000890	0.000890	
ostrace	inst	0.124766	0.070901	0.039585	0.019658	0.007956	0.002925	0.001703	0.001695	
Ositace	data	0.110717	0.077476	0.063248	0.045293	0.028708	0.018312	0.012521	0.009712	
Multi-	inst	0.039492	0.024411	0.015899	0.007917	0.004086	0.002061	0.001052	0.000502	
prog.	data	0.060618	0.044748	0.039406	0.027261	0.020232	0.017004	0.014244	0.011605	

Table 27: Miss ratio characteristics of individual workloads for instruction and data streams.




Figure 25: Unified cache miss ratios for the SPLASH workload, 32-byte block size.




Figure 26: Data cache miss ratios for work-load 1




Figure 27: Data cache miss ratios for workload 1




Figure 28: Data cache miss ratios for workload 2.




Figure 29: Data cache miss ratios for workload 2.




Figure 30: Data cache miss ratios for workload 3.






Figure 31: Data cache miss ratios for workload 3.




Average Miss Ratios Misc Workload Data Cache 0.05 0.02 Miss Ratio 0.01 0.005 0.002 0.001 □ 16 ○ 32 × 64 0.0005 ♦ 128 32768 0.0002 △ 256 131072 ★ 512 524288 0.0001 16 32 64 128 256 Subsector Size

Figure 32: Data cache miss ratios for workload 4.

Figure 33: Data cache miss ratios for workload 4.








Figure 35: Data cache miss ratios for workload 5.




Figure 36: Instruction cache miss ratios for workload 1.




Figure 37: Instruction cache miss ratios for workload 1.




Figure 38: Instruction cache miss ratios for workload 2.




Figure 39: Instruction cache miss ratios for workload 2.




Figure 40: Instruction cache miss ratios for workload 3.




Figure 41: Instruction cache miss ratios for workload 3.




Figure 42: Instruction cache miss ratios for workload 4.






Figure 43: Instruction cache miss ratios for workload 4.




Average Miss Ratios TRACED Workload 0.20 Instruction Cache 0.10 0.05 0.02 0.01 Miss Ratio 0.005 0.002 0.0005 0.0002 ○ 32 × 64 0.0001 ♦ 128 32768 0.00005 △ 256 131072 ★ 512 524288 16 32 64 128 256 Subsector Size

Figure 44: Instruction cache miss ratios for workload 5.

Figure 45: Instruction cache miss ratios for workload 5.








Figure 47: Unified cache miss ratios for workload 1.




Figure 48: Unified cache miss ratios for workload 2.




Figure 49: Unified cache miss ratios for workload 2.




Figure 50: Unified cache miss ratios for workload 3.






Figure 51: Unified cache miss ratios for workload 3.




Average Miss Ratios Misc Workload 0.20 **Unified Cache** 0.10 0.05 0.02 0.01 Miss Ratio 0.005 0.002 0.001 0.0005 ○ 32 × 64 0.0002 0.0001 ♦ 128 32768 △ 256 131072 0.00005 ★ 512 524288 16 32 64 128 256 Subsector Size

Figure 52: Unified cache miss ratios for workload 4.

Figure 53: Unified cache miss ratios for workload 4.








Figure 55: Unified cache miss ratios for workload 5.