
LAST UPDATE DATE: 12 OCT 2024 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet

AUTHOR: AKIN OCAL akin_ocal@hotmail.com

PIPELINE PARALLELISM & PERFORMANCE



Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool UICA and they represent parallel execution through cycles. Q Added to IDQ I Issued Rows are multiple instructions being executed at the same time. See the branch prediction realm for Ready for dispatcl Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput. You can measure IPC with perf: https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions in UICA diagrams are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE This is done at the backend to improve However the results have to be output in order. So reordering at the end done In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference: Denis Bakhvalov's article INSTRUCTION STALLS DUE TO DATA DEPENDENCY Load, Store buffers See the load-store realm In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair. AMD pipelines: The main difference in AMD architectures is that there are parallel pipelines for integers Reference: Denis Bakhvalov's article

Bitwise operations, integer add/sub: 0.25 to 1 clock cycle

RDTSCP INSTRUCTION FOR MEASUREMENTS TSC (time stamp counter) is a special register that counts CPU cycles. RDTSCP can be used to read the TSC value which then can be used for measurements. It can also avoid out-of-order execution effects to a degree : It does wait until all previous instructions have executed and all previous loads are globally visible. (From Intel Software Developer's Manual Volume2 4.3, April 2022) Intel's How to benchmark code execution times whitepaper has details of using RDTSCP instruction. AMD Programmers Manual Vol3 states: RDTSCP forces all older instructions to retire before reading the timestamp counter **ESTIMATING INSTRUCTION LATENCIES** You can use Agner Fog's Instruction tables to find out instructions' reciprocal throughputs (clock cycle per instruction). As an example, reciprocal throughput of instruction RDTSCP is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ (highest frequency on Skylake) is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared. Reference : Agner Fog`s microarchitecture book has "multithreading" sections for each of Intel and AMD microarchitectures Regarding using it, if your app is data-intensive, halved caches won't help. Therefore it can be disabled it via BIOS settings.In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. **DYNAMIC FREQUENCIES** Modern CPUs employ dynamic frequency scaling which Max level ← P0 means there is a min and a max frequency per CPU C0 - Normal execution ← → Pn ACPI : ACPI defines multiple power states and modern CPUs implement those. P-State's are for performance and C states are for energy efficiency. In order to switch Intel has <u>various tunability options</u> and the most well to Pstates, C-state known is TurboBoost. On AMD side there is <u>Turbocore</u>. has to be brought to C0 level You can use those to maximise the CPU usage. Number of active cores & SIMD AVX2/512 on Intel CPUs: Intel's power management policies are complex.

See the arithmetic and the multicore realms as number of active cores and some of AVX2/512 extensions also

Varying max clock speeds on AMD CPUs: Some AMD CPUs` cores have slightly varying max frequencies.

Therefore AMD CPUs have "preferred core" concept. Reference : AMD's GDC22 presentation page 19

may affect the frequency while in Turboboost.

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE **LOAD & STORE BUFFERS** Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may Load and store buffers allow CPU to do out-of-order execution on loads and improve combined latency of those 2 operations. The reason is not stores by decoupling speculative execution and committing the results to the specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory

https://en.wikipedia.org/wiki/Load-Hit-Store

The conditions for a successful forwarding and latency penalties in case of

no-forwarding can be found in Agner Fog's microarchitecture book.

STORE-TO-LOAD FORWARDING There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER Using buffers for stores and loads to support out of order execution leads successful forwarding, the steps 2 to a data syncronisation issue. That issue is described in and 3 (a roundtrip to the cache) en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding will be bypassed. L1 CACHE As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.

What would happen without forwarding?: In the past, game consoles mov [eax],ecx; STORE, Write the value of ECX register to the memory address which is stored in EAX register PlayStation3 and Xbox360 had PowerPC based processors which used inmov ecx,[eax]; LOAD, Read the value from that memory address order-execution rather than out-of-order execution. Therefore developers ; (which was just used) and write it to ECX register had to separately handle LHS by using restrict keyword and other methods : Elan Ruskin's article

CACHE

Based on: Skylake server on en.wikichip.org

and floating points: AMD Zen2 pipeline diagram on en.wikichip.org

FLOATING POINTS X86 EXTENSIONS ARITHMETIC x86 extensions are specialised instructions. They have various categories X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts **REALM** in the memory layout. Below you can see all bits of 1234.5678 FP from <u>cryptography</u> to <u>neural network operations</u>. number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualiser Intel Intrinsics Guide is a good page to explore those extensions. SSE (Streaming SIMD Extensions) is one of the most important ones that provides mantissa - 23 bits micro-parallelism. <u>SIMD</u> stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go ARITHMETIC INSTRUCTION LATENCIES A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers. + + + You can see a set of arithmetic opertions from fast to slow below. As floating points are approximations, float GetInverseOfDiff(float a, float b) The clock cycles are based on Agner Fog's Instruction tables & Skylake = = = = denormal numbers are needed to avoid an architecture on 64 bit registers. undesired case of : a!=b but a-b=0

Without denormals the code to the right

Reference : Bruce Dawson's article

would invoke a divide-by-zero exception.

Based on Agner Fog`s microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

return 1.0f / (a - b);

operations are executed by a single instruction.

They play key role in compilers' vectorisation optimisations: GCC auto vectorisation

Apart from arithmetic operations, they can be utilised for string operations as well

Daniel Lemire's SIMD based JSON parser : https://github.com/simdjson/simdjsor


return 0.0f;

X86 EXTENSIONS: SIMD DETAILS The most recent SIMD instruction sets for Intel CPUs are : AVX : Up to 256 bits AVX2 : Up to 256 bits AVX512 : Up to 512 bits Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports As for programming, there are also wider data types. The data type diagrams below are for 128 bit operations: __m128 , 4 x 32 bit floating points Float Float Float Double __m128d , 2 x 64 bit doubles __m128i , 4 x 32 bit ints int int In the example above, an array 4 integers (i1 to i4) are added to another array of _m128l , 2 x 64 bit long longs long long integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add

For details : Daniel Lemire`s article

Note that as SIMD instructions require more power, therefore usage of some


AVX2/512 extensions may introduce downclocking. They should be benchmarked





as Meltdown and Spectre for performance, if that is doable in your system. Those patches are not only microcode updates but they also need OS support. Saturating counter as a building block A 2-bit saturating counter can store 4 Red Hat Enterprise documentation: https://access.redhat.com/articles/3311301 strength states.

Kernel.org documentation: https://www.kernel.org/doc/html/latest/admin-guide/kernel- Meltdown paper : https://meltdownattack.com/meltdown.pdf Whenever a branch is taken it goes stronger. Spectre paper : https://spectreattack.com/spectre.pdf And whenever a branch is not taken it goes **ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY?** 2 level adaptive predictor As for max number of entries in BTBs, there are estimations made by stress testing the BTB with

sequences of branch instructions In this method, the pattern history table keeps 2ⁿ rows and each row will have a saturating counter. Intel Xeon Gold 6262 -> roughly 4K A branch history register which has the history of last n occurences, will be used to choose which row AMD EPYC 7713 -> roughly 3K will be used from the pattern history table. Reference: Marek Majkovski's article on Cloudflare blog Reference : Agner Fog`s microarchitecture book 3.1.








Reference: https://en.wikipedia.org/wiki/Memory_disambiguation


An example store and load sequence :

LOAD


STORE


REALM






structures.







CORE 2 | CORE 5

CORE 4 CORE 7


Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU_Complex_.28CCX.29


Hybrid topologies: The first hybrid AMD CPUs are Phoenix2 ones which have Zen4 and Zen4c


Reference: https://www.tomshardware.com/news/amd-phoenix-2-review-evaluates-zen-4-zen-4c-

as "c" ones are smaller in physical size with lower cache size and frequencies.

cores. Unlike Intel, the segregation is not about performance vs energy but about optimising die space









ACROSS REALMS


<u>performance</u>



CORE 6

CORE 8





Therefore a 4-byte sequential read will be distributed to multiple banks.