


MICROARCHITECTURE CHEAT SHEET

X86 CPUs & Performance



Die photo of a quadcore CPU. Copyright of Intel


LAST UPDATE DATE : 17 OCT 2022

FOR LATEST VERSION: [www.github.com/ahin/microarchitecture-cheatsheet](https://github.com/ahin/microarchitecture-cheatsheet)

AUTHOR: AKIN OCAL akin_ocal@hotmail.com https://twitter.com/akin_ocal_dev

PIPELINE REALM : INSIDE AN INDIVIDUAL CORE

A SIMPLIFIED OVERVIEW (BASED ON INTEL SKYLAKE)



Based on: [Skylake server on en.wikichip.org](https://en.wikichip.org/wiki/skylake_server)

PIPELINE PARALLELISM & PERFORMANCE

Pipeline diagrams : The diagrams below in the following topics are outputs from an online microarchitecture analysis tool [UCCA](https://en.wikichip.org/wiki/analysis), and they represent parallel execution through cycles.

Rows are multiple instructions being executed at the same time.


Columns display how instruction state changes through cycles.

IPC : As for pipeline performance, typically IPC is used. It stands for "Instructions per cycle". A higher IPC value usually means a better throughput.

You can measure IPC with perf: <https://perf.wiki.kernel.org/index.php/Tutorial>

Rate of retired instructions : Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/flushed as they were wrongly speculated. On the other hand, executed instructions are the ones which were flushed. Therefore, a high rate of retired instructions indicates low branch prediction rate.

CONTENTION FOR EXECUTION PORTS IN THE PIPELINE




In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction.

Also notice that there is longer time between E[xecuted] and R[etired] states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order.

Reference : [Denis Babitsky's article](https://denis-babitsky.com)

INSTRUCTION STALLS DUE TO DATA DEPENDENCY



In the example above, there are 2 dependency chains, each marked with a different colour. In the first chain, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one.

Reference : [Denis Babitsky's article](https://denis-babitsky.com)

RDTSCP INSTRUCTION FOR MEASUREMENTS

RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU.

TSC : timestamp counter

You can use CPUID and RDTSCP combination in older systems that don't support RDTSCP.

ESTIMATING INSTRUCTION LATENCIES

Based on Agner Fog's [Instruction tables](https://www.agner-fog.com/instruction-tables), RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture:

-> 1 cycle @4.5GHz = 0.22 nanoseconds
-> 32*0.22=7.04 nanoseconds

So its resolution estimate is about 7 nanoseconds at a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds.

HYPERTHREADING / SIMULTANEOUS MULTITHREADING

Based on [Intel Software Developer's Manual Volume3](https://www.intel.com/content/www/us/en/developer/tools/oneapi/optimization-manual.html), it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's [microarchitecture book](https://www.agner-fog.com/instruction-tables).

For ex if your app is data-intensive, halved cores won't help. It can be disabled it via BIOS settings.

In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications.

Note: Its generic name is simultaneous multithreading. Hyperthreading name used by Intel only.

DYNAMIC CLOCK SPEEDS

Modern CPUs employ dynamic frequency scaling which means there is a min and max frequency per CPU core.

Also [ACPI](https://en.wikichip.org/wiki/analysis) defines multiple power states and modern CPUs implement those. P-State is for performance and C states are for energy efficiency.

You can use Intel's [TurboBoost](https://www.intel.com/content/www/us/en/developer/tools/oneapi/optimization-manual.html) or AMD's [TurboCore](https://www.amd.com/en/tech/hyper-boost) to maintain the CPU usage.

Note that SSE usage may also introduce downclocking, therefore they should be used carefully : [Denis Babitsky's article](https://denis-babitsky.com)

LOAD STORE REALM

LOAD & STORE BUFFERS

Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the cache memory.

Reference : https://en.wikipedia.org/wiki/Memory_disambiguation

STORE-TO-LOAD FORWARDING

Using buffers for stores and loads to support out of order execution leads to a data synchronization issue. That issue is described in en.wikipedia.org/wiki/Memory_disambiguation#Store_to_load_forwarding.

As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.

An example store and load sequence :

```
mov [eax], STORE ; Write the value of ECX register to the memory ; address which is stored in EAX register
mov ecx, [eax] ; LOAD, Read the value from that memory address ; (which was just used) and write it to ECX register
```

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE

Based on [Intel Optimization Manual 3.6.4](https://www.intel.com/content/www/us/en/developer/tools/oneapi/optimization-manual.html), Store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory.

<https://en.wikipedia.org/wiki/load-hit-store>

There are several conditions for the forwarding to happen. In case of a successful forwarding, the steps 2 and 3 (a roundtrip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of no-forwarding can be found in Agner Fog's [microarchitecture book](https://www.agner-fog.com/instruction-tables).

Previous game consoles PlayStation3 and Xbox360 had PowerPC based processors which did in-order execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using [load-hit-store](https://en.wikichip.org/wiki/load-hit-store) keyword and other methods. [Alan Rusakov's article](https://en.wikichip.org/wiki/load-hit-store)

ARITHMETIC REALM


ARITHMETIC INSTRUCTION LATENCIES

You can see a set of arithmetic operations from fast to slow below.

Bitwise operations , integer add/sub : 0.25 to 1 clock cycle
Floating point add : 3 clock cycles
Floating point multiplication : about 5 clock cycles
Floating point division : about 14-16 clock cycles
Integer division : 24-90 clock cycles

FLOATING POINTS

X86 uses [IEEE 754](https://en.wikichip.org/wiki/analysis) standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 32bit IEEE FP number. Using <https://en.wikichip.org/wiki/analysis> as visualizer :



A floating point's value is calculated as : $smantissa \times 2^{exponent}$

IEEE754 also defines [denormal numbers](https://en.wikichip.org/wiki/analysis). They are very small / near zero numbers.

As floating points are approximations, denormal numbers are needed to avoid an undefined case of $x \neq 0$, but $x < 0$.

If $(a \neq b)$ $return 1$ if $(a < b)$; $return 0$;

Without denormal the code to the right would make a divide-by-zero exception. Reference : [Blue Dawson's article](https://denis-babitsky.com)

Based on Agner Fog's [microarchitecture book](https://www.agner-fog.com/instruction-tables), Intel CPUs have a penalty for denormal numbers, for ex: 128 clock cycles on Skylake. They also can be turned off on Intel CPUs.


As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

X86 EXTENSIONS

x86 extensions are specialised instructions. They have various categories such as [conditional](https://en.wikichip.org/wiki/analysis) and [register-related](https://en.wikichip.org/wiki/analysis) operations.

For the list of extensions : <https://en.wikichip.org/wiki/analysis>

SSE (Streaming SIMD Extensions) is one of the most important ones. **SIMD** stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single op :



In the example above, an array of 4 integers (1 to 4) are added to another array of integers (1 to 4). The result is also an array of sums (1 to 4). In this example, 4 additions are executed by a single instruction.

Some typical application areas are 3D graphics and quantitative finance.

Apart from arithmetic operations, they can be utilized for string operations as well : <https://en.wikichip.org/wiki/analysis>


A SIMD based JSOM parser <https://en.wikichip.org/wiki/analysis>

X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets and their corresponding registers are :

AVX : 128 bits, XMM registers
AVX2 : 256 bits, YMM registers
AVX512 : 512 bits, ZMM registers

As for programming, there are also wider data types. The data type diagrams below are for 128 bit AVX :



Note that SSE instructions require more power, therefore their usage may also introduce downclocking. They should be benchmarked : [Daniel Lemire's article](https://denis-babitsky.com)

BRANCH PREDICTION REALM

BRANCH PREDICTION BASICS

Why : CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as possible.

Goal if predicted correctly : If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance.


Penalty in case of misprediction : If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline.

What are branch instructions : Unconditional ones (jmp), conditional ones (eg: jne) : call them

How : There are hardware auxiliary buffers.

Branch target buffer stores target addresses (instructions) of branches. AMD uses multiple level of BTBs : L1 BTB, L2 BTB etc.

Pattern history table tracks the history of results (whether it was taken or not) per branch (jpe, je etc.) :



BP METHODS : 2-LEVEL ADAPTIVE BRANCH PREDICTION

Saturating counter : A 2-bit saturating counter can store 4 strength states.

Whenever a branch is taken it goes stronger.

And whenever a branch is not taken it goes weaker.

2 level adaptive predictor : In this method, you store the history of last n occurrences in a history register which is n bits.

Also you create a table called "system history table" for that branch. That pattern history table keeps 2^n ones and each row has a saturating counter.

The branch history register will be used to choose which row will be used from the pattern history table.

Reference : Agner Fog's [microarchitecture book](https://www.agner-fog.com/instruction-tables)

BP METHODS : AMD PERCEPTIONS

They are used in Zen architectures.

A [perception](https://en.wikichip.org/wiki/analysis) is basically the simplest form of machine learning. They can be considered as a linear array of weights.

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his [microarchitecture book](https://en.wikichip.org/wiki/analysis).

For details of perception based branch prediction : [Dynamic Branch Prediction with Perceptions by Daniel Lemire and Calvin Lin](https://en.wikichip.org/wiki/analysis)

Intel LBD will select a loop and stop fetching instruction to improve frontend bandwidth. Several conditions mentioned in [Intel Optimization Manual](https://en.wikichip.org/wiki/analysis) :

- Loop body size up to 60 uops, with up to 15 taken branches, and up to 15 64-byte fetch lines.

- No CALL or RET.

- No mismatched stack operations (e.g., more PUSH than POP).

- More than 10 iterations.

Note that LBD is disabled on Skylake Server CPUs. Reference : <https://en.wikichip.org/wiki/analysis>

You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if it is disabled in your system.

Kernel.org documentation : <https://www.kernel.org/doc/html/latest/admin-guide/kernel-parameters.html>

Meltdown paper : <https://meltdownattack.com/meltdown.pdf>

Spectre paper : <https://spectreattack.com/spectre.pdf>

ESTIMATED LIMITS : HOW MANY IFs ARE TOO MANY ?

As for max number of writes in BTBs, there are estimations made by stress testing the BTB with conditions of branch instructions :

Intel Xeon Gold 6262 -> roughly 4K
AMD EPYC 7713 -> roughly 3K


Reference : [Marek Malikowski's article on Cloudflare blog](https://en.wikichip.org/wiki/analysis)

CACHE MEMORY REALM

CACHE BASICS

System memory is made of SRAM cells. Cache memory on the other hand are made of DRAM cells which is much faster than DRAMs. On the other hand they are more expensive.


SRAM used in system memories



Access time : 50-150 nanoseconds due to capacitor charge/discharge times and other steps

Cost : Cheaper as it has less components

DRAM used in cache memories



Access time : Under 1 nanosecond

Cost : Expensive due to 6 transistors

CACHE ORGANISATION


Caches are organised in multiple levels. As you go upper in that hierarchy, the capacity increases. Therefore LLC term used to indicate the last level of cache.

3 level caches are currently the most common ones. Intel Broadwell architecture had 4 level caches in the past. It is expected that upcoming AMD CPUs may come with 4 level of caches.

A **cache line** is the smallest addressable unit in cache memories. It is typically 64 bytes.

All the mentioned caches still now have data caches. But there is also **instruction cache** (I-Cache) which store program instructions rather than data to improve bandwidth of CPU frontend.


In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and local latency becomes 3 digit nanoseconds.



N-WAY SET ASSOCIATIVITY

Cache capacities are much smaller than the system memory. Moreover, softwares can use various regions of their address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses most of the time. Therefore there is a need for efficient mapping between the cache memory and the system memory.

In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache lines. The mapping information is stored in bits of addresses. A cache address has 3 parts :



The pseudocode below shows steps for searching a single byte in the cache memory :

Get tag, set and offset from the address

For each line in the current set (which we just found out) if tag of the current line equals to tag (which we just found out) read and return data using offset of CACHE HIT

If there was no matching tag, it is a cache miss

The level of associativity (the number of ways) is a trade off between the search time and the amount of system memory we can map.

DIRECT CACHE ACCESS


Modern NICs come with a DMA (Direct Memory Access) engine and can transfer data directly to drivers' ring buffers which reside on the system memory.

DMA mechanism doesn't require CPU involvement. Though mechanism initiated by CPU, therefore CPU support needed.

DCA bypasses the system memory and can transfer to directly LLC of CPUs that support this feature.

Intel refers to their technology as DIO (Direct IO).

Reference : [Intel documentation](https://en.wikichip.org/wiki/analysis)



MULTICORE REALM


COHERENCY

CACHE COHERENCY PROTOCOLS

As LLC is typically shared by multiple cores, cache coherency protocols are needed to avoid data hazards. Intel CPUs use MESI and AMD CPUs use MOESI, however both heavily depend on MESI protocol. There are 4 states for a cache line in MESI protocol :

Modified - cache line is present only in the current cache and has been modified from its value in system memory. Invalid - cache line is present only in the current cache and matches its value in system memory. Shared - cache line is present here and the other cache line matches its value in system memory. Invalid - cache line is unused

Allowed state transitions in MESI protocol :



As for state transition costs, M and S states are the cheapest ones as they don't involve cross cache communication. Therefore it is useful to keep data in those states as long as possible. That can be achieved by using cache variables whenever it is applicable.

Initial MESI : <https://en.wikichip.org/wiki/analysis>

AMD MOESI : <https://en.wikichip.org/wiki/analysis>

FALSE SHARING AND CACHE PING-PONGING

If Core1 updates "var1" variable, that will be touching that shared cache line.

That change will then need to be propagated to all other cores by the cache coherency protocol, even though other cores are not using that variable.

That situation is called **cache ping-pong**.

If those happen in higher rates and if cache lines transferred between cores rapidly, that situation is called **cache ping-pong**.

IP1 : Interprocessor interrupt

1. One of the cores modifies a table entry

2. The other cores invalidate their cache line

3. The other cores update their cache line

4. The other cores invalidate their cache line

5. The other cores update their cache line

6. The other cores invalidate their cache line

7. The other cores update their cache line

8. The other cores invalidate their cache line

9. The other cores update their cache line

10. The other cores invalidate their cache line

11. The other cores update their cache line

12. The other cores invalidate their cache line

13. The other cores update their cache line

14. The other cores invalidate their cache line

15. The other cores update their cache line

16. The other cores invalidate their cache line

17. The other cores update their cache line

18. The other cores invalidate their cache line

19. The other cores update their cache line

20. The other cores invalidate their cache line

21. The other cores update their cache line

22. The other cores invalidate their cache line

Reference for image : It is taken from Intel architect Ahmad Yasin's [presentation](https://en.wikichip.org/wiki/analysis).

MEMORY REORDERINGS & SYNCHRONISATION

MEMORY REORDERINGS

The term memory ordering refers to the order in which the processor issues reads (loads) and writes (stores). Based on [Intel Software Developer's Manual Volume3](https://www.intel.com/content/www/us/en/developer/tools/oneapi/optimization-manual.html), 3.2.3.4, there is only one kind of memory reordering that can happen. Loads can be reordered with earlier stores if they use different memory locations. That reordering will not happen if they use the same address.

CORE1 : `x := y initially 0 ; mov [x], 1 ; STORE TO X`

CORE2 : `x := y initially 0 ; mov [y], 1 ; STORE TO Y`

In case of reordering, result1 and result2 above can both end up as zero in a load from X.

These instructions force the processor to complete all modifications to flags, registers, and memory by previous instructions and to drain all buffered writes to memory before the next instruction is fetched and executed.

Reorderings can be avoided by using serialising instructions such as SFENCE, LFENCE, and MFENCE. [Intel Software Developer's Manual Volume3](https://en.wikichip.org/wiki/analysis), 6.3 defines them as :

These instructions force the processor to complete all modifications to flags, registers, and memory by previous instructions and to drain all buffered writes to memory before the next instruction is fetched and executed.

There are also bus locking instructions (LOCK and XCHG) which can be used as well to avoid reorderings. High level languages expose memory fence APIs which are emitted as one of those instructions.

For AMD equivalent, AMD64 OAS Extensions introduced starting from Zen2: https://developer.amd.com/wp-content/resources/56379_1_00.pdf