
LAST UPDATE DATE: 12 OCT 2024 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet

AUTHOR: AKIN OCAL akin_ocal@hotmail.com



L1 DataCache See the virtual memory realm L1 INSTRUCTION L2 Data Cache Load, Store buffers CACHE See the load-store realm Based on: Skylake server on en.wikichip.org AMD pipelines: The main difference in AMD architectures is that there are parallel pipelines for integers and floating points: AMD Zen2 pipeline diagram on en.wikichip.org

the penalty is a round trip to the cache memory

https://en.wikipedia.org/wiki/Load-Hit-Store

A SIMPLIFIED OVERVIEW (BASED ON INTEL SKYLAKE)

PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool UICA and they represent parallel execution through cycles. Q Added to IDQ I Issued Rows are multiple instructions being executed at the same time. Ready for dispatcl Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput. You can measure IPC with perf: https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions in UICA diagrams are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. **CONTENTION FOR EXECUTION PORTS IN THE PIPELINE**

In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference: Denis Bakhvalov's article

INSTRUCTION STALLS DUE TO DATA DEPENDENCY

In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

Reference: Denis Bakhvalov's article

RDTSCP INSTRUCTION FOR MEASUREMENTS TSC (time stamp counter) is a special register that counts CPU cycles. RDTSCP can be used to read the TSC value which then can be used for measurements. It can also avoid out-of-order execution effects to a degree :

It does wait until all previous instructions have executed and all previous loads are globally visible. (From Intel Software Developer's Manual Volume2 4.3, April 2022) Intel's How to benchmark code execution times whitepaper has details of using RDTSCP instruction. AMD Programmers Manual Vol3 states: RDTSCP forces all older instructions to retire before reading the timestamp counter

ESTIMATING INSTRUCTION LATENCIES You can use Agner Fog's Instruction tables to find out instructions' reciprocal throughputs (clock cycle per instruction). As an example, reciprocal throughput of instruction RDTSCP is 32 on Skylake microarchitecture:

-> 1 cycle @4.5GHZ (highest frequency on Skylake) is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitectures and clock speeds.

HYPERTHREADING / SIMULTANEOUS MULTITHREADING

Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared. Reference : Agner Fog`s microarchitecture book has "multithreading" sections for each of Intel and AMD microarchitectures

Regarding using it, if your app is data-intensive, halved caches won't help. Therefore it can be disabled it via

BIOS settings.In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. **DYNAMIC FREQUENCIES** Modern CPUs employ dynamic frequency scaling which Max level ← P0

means there is a min and a max frequency per CPU C0 - Normal execution ← → Pn ACPI : ACPI defines multiple power states and modern CPUs implement those. P-State's are for performance and C states are for energy efficiency. In order to switch Intel has <u>various tunability options</u> and the most well to Pstates, C-state known is TurboBoost. On AMD side there is <u>Turbocore</u>. has to be brought to C0 level You can use those to maximise the CPU usage.

Number of active cores & SIMD AVX2/512 on Intel CPUs: Intel's power management policies are complex. See the arithmetic and the multicore realms as number of active cores and some of AVX2/512 extensions also may affect the frequency while in Turboboost.

AVX : Up to 256 bits

AVX2 : Up to 256 bits

AVX512 : Up to 512 bits

below are for 128 bit operations:

__m128d , 2 x 64 bit doubles

__m128 , 4 x 32 bit floating points

Varying max clock speeds on AMD CPUs: Some AMD CPUs` cores have slightly varying max frequencies. Therefore AMD CPUs have "preferred core" concept. Reference : AMD's GDC22 presentation page 19

LOAD STORE REALM

LOAD & STORE BUFFERS Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and commiting the results to the Reference: https://en.wikipedia.org/wiki/Memory_disambiguation

STORE-TO-LOAD FORWARDING Using buffers for stores and loads to support out of order execution leads to a data syncronisation issue. That issue is described in en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding As a solution, CPU can forward a memory store operation to a following

mov [eax],ecx; STORE, Write the value of ECX register to the memory address which is stored in EAX register mov ecx,[eax]; LOAD, Read the value from that memory address ; (which was just used) and write it to ECX register

load, if they are both operating on the same address.

An example store and load sequence :

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which

There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER successful forwarding, the steps 2 and 3 (a roundtrip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of no-forwarding can be found in Agner Fog`s microarchitecture book.

What would happen without forwarding?: In the past, game consoles PlayStation3 and Xbox360 had PowerPC based processors which used inorder-execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using restrict keyword and other methods : Elan Ruskin's article



You can see a set of arithmetic opertions from fast to slow below. architecture on 64 bit registers.

FLOATING POINTS X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 1234.5678 FP number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualiser mantissa - 23 bits

A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers. As floating points are approximations, float GetInverseOfDiff(float a, float b) denormal numbers are needed to avoid an undesired case of : a!=b but a-b=0 return 1.0f / (a - b); Without denormals the code to the right return 0.0f; would invoke a divide-by-zero exception. Reference : Bruce Dawson's article

Based on Agner Fog`s microarchitecture book, Intel CPUs have a penalty for denormal As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

X86 EXTENSIONS

x86 extensions are specialised instructions. They have various categories from <u>cryptography</u> to <u>neural network operations</u>. Intel Intrinsics Guide is a good page to explore those extensions. SSE (Streaming SIMD Extensions) is one of the most important ones that provides micro-parallelism. <u>SIMD</u> stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go

= = = =

In the example above, an array 4 integers (i1 to i4) are added to another array of integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add operations are executed by a single instruction. They play key role in compilers' vectorisation optimisations: GCC auto vectorisation

Apart from arithmetic operations, they can be utilised for string operations as well

Daniel Lemire's SIMD based JSON parser : https://github.com/simdjson/simdjsor

+ + +

__m128i , 4 x 32 bit ints int _m128l , 2 x 64 bit long longs long long

Note that as SIMD instructions require more power, therefore usage of some AVX2/512 extensions may introduce downclocking. They should be benchmarked

X86 EXTENSIONS: SIMD DETAILS

Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports

Float

Float

Double

Float

int

As for programming, there are also wider data types. The data type diagrams

The most recent SIMD instruction sets for Intel CPUs are :

BRANCH PREDICTION REALM

BRANCH PREDICTION BASICS Why: CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as Gain if predicted correctly: If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance. Penalty in case of misprediction: If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline. What are branch instructions?: Unconditional ones (jmp), conditional ones (eg: jne), call/ret How: There are auxilliary hardware buffers. branch 1 T T NT T Branch target buffer stores target addresses (instruction branch ... NT NT NT T ... pointers) of branches. AMD uses multiple level of BTBs : branch n T NT NT NT L1 BTB, L2 BTB etc. A hypothetical pattern history table Pattern history tables track the history of results

T: taken, NT : not taken (whether it was taken or not) per branch. CONDITIONAL MOVE INSTRUCTIONS

Conditional move instructions (for ex: CMOV) compute the conditions for some additional time. However they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate Reference : <u>Intel Optimisation Manual</u> 3.4.1.1

BP METHODS: 2-LEVEL ADAPTIVE BRANCH PREDICTION

Saturating counter as a building block A 2-bit saturating counter can store 4 strength states. Whenever a branch is taken it goes stronger. And whenever a branch is not taken it goes

2 level adaptive predictor In this method, the pattern history table keeps 2ⁿ rows and each row will have a saturating counter. A branch history register which has the history of last n occurences, will be used to choose which row will be used from the pattern history table. Reference : Agner Fog`s microarchitecture book 3.1.

BP METHODS: AMD PERCEPTRONS

L1 CACHE

A <u>perceptron</u> is basically the simplest form of machine learning. It can be considered as a linear array of Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his microarchitecture book 3.12. For details of perceptron based branch prediction: <u>Dynamic Branch Prediction with Perceptrons by Daniel</u> The output Y (in this case whether a branch Jimenez and Calvin Lin taken or not) is calculated by dot product of the weight vector and the input vector.

INTEL LSD (LOOP STREAM DETECTOR)

Intel LSD will detect a loop and stop fetching instructions to improve the frontend bandwidth. Several conditions mentioned in Intel Optimisation Manual 3.4.2.4: • Loop body size up to 60 μops, with up to 15 taken branches, and up to 15 64-byte fetch lines. No CALL or RET. • No mismatched stack operations (e.g., more PUSH than POP). • More than ~20 iterations.

Note that LSD is disabled on Skylake Server CPUs. Reference : https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)#Front-end

DISABLING SPECULATIVE EXECUTION PATCHES You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if that is doable in your system. Those patches are not only microcode updates but they also need OS support.

Kernel.org documentation: https://www.kernel.org/doc/html/latest/admin-guide/kernel- Red Hat Enterprise documentation: https://access.redhat.com/articles/3311301 Meltdown paper : https://meltdownattack.com/meltdown.pdf

ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY? As for max number of entries in BTBs, there are estimations made by stress testing the BTB with

Intel Xeon Gold 6262 -> roughly 4K AMD EPYC 7713 -> roughly 3K

Spectre paper : https://spectreattack.com/spectre.pdf

Reference: Marek Majkovski's article on Cloudflare blog

sequences of branch instructions

CACHE

MEMORY

REALM

ARITHMETIC INSTRUCTION LATENCIES The clock cycles are based on Agner Fog's Instruction tables & Skylake Bitwise operations, integer add/sub: 0.25 to 1 clock cycle

numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs.

System memory is made of DRAM cells. Cache memory on the other hand are made of SRAM cells

which is much faster than DRAMs. But also they are more expensive:

DRAM used in system memories

Access time: 50-150 nanoseconds due to capacitor

Cost: Cheaper in the price as it has less components

Caches are organised in multiple levels. As you go upper in that

hierarchy, the capacity increases. Therefore **LLC** term used to

3 level data caches are currently the most common ones. Intel Broadwell architecture had 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level of caches.

Cache line size is the unit of data transfer between the cache

and the system memory. It is typically 64 bytes. And the caches

trip to the system memory and total latency becomes 3 digit nanoseconds.

are organised according to the cache line size.

Hardware prefetchers detect patterns like streams

(Ex: accessing to contiguous array members) and

strides (Ex: accessing specific members in arrays

Developers can also use instruction _mm_prefetch

to prefetch data explicitly for cases when hardware

can't predict. That is called as software prefetching.

of structs) and prefetch data and instruction to

cache lines automatically.

Reference: Ulrich Drepper's What every programmer should know about memory

CACHE ORGANISATION

There is also instruction cache (iCache) which stores program instructions rather than data to improve throughput of

In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round

HARDWARE AND SOFTWARE PREFETCHING

charge/discharge times and other steps

indicate the last level of cache.

CPU frontend.

CACHE MEMORY VS SYSTEM MEMORY

SRAM used in cache memories

Access time: Under 1 nanosecond

Cost: Expensive in the price due to 6 transistors

Load & Store

L1 Data L1 Instruction

Cache Cache

LLC : Last level cache

System memory


Stride +2 Stride -3 9 8 7 6 5 4 3 2

Reference for image: It is taken from AMD's GDC22 presentation page44

N-WAY SET ASSOCIATIVITY

For details : Daniel Lemire`s article

Why: Cache capacities are much smaller than the system memory. Moreover, software can use various regions of their address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses most of the time. Therefore there is a need for efficient mapping between the cache memory and the system memory. How: In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache blocks. The mapping



The pseudocode below shows steps for searching a single byte in the cache memory : Get tag, set and offset from the address For each block in the current set (which we have just found out)

if tag of the current block equals to tag (which we just have found out) read and return data using offset , it is a cache hit If there was no matching tag, it is a cache miss The level of associativity (the number of ways) is a trade off between the search time and the amount of system memory we can

BYPASSING THE CACHE: NON-TEMPORAL STORES & WRITE-COMBINING


Temporal data is data that will be accessed in a short period of time. The term non-temporal data indicates that data will not be accessed any soon. (cold data). If the amount of non-temporal data is excessive in the cache, that is called as cache pollution. Non-temporal store instructions are introduced for this problem and they store data directly to the system memory by bypassing the cache. Write combining buffers are used with non-temporal stores. CPU will try to fill a whole cache line (typically

64byte) before committing to the system memory and only will send to the system memory when that buffer is filled. That is for reducing the load on the bus between the CPU and the system memory.

DIRECT CACHE ACCESS


Modern NICs come with a DMA (Direct Memory Access) engine and can transfer data directly to drivers' ring buffers which reside on the system memory. DMA mechanism doesn't require CPU involvement. Though mechanism initiated by CPU , therefore CPU support needed.


DCA bypasses the system memory and can transfer to directly LLC of CPUs that support this feature. Intel refers to their technology as DDIO (Direct I/O). Reference : <u>Intel documentation</u>





VIRTUAL MEMORY REALM **VIRTUAL MEMORY ORGANISATION VIRTUAL MEMORY ADDRESS TRANSLATION**


protocol.











MULTICORE REALM

TOPOLOGIES




Diagram above aims to show resource per core and shared resources. Note that uncore in an Intelonly term to refer to CPU functionality which are not per core. Hybrid topologies: An exception to the above diagram is Intel's recent E-cores. E-cores are meant

for power efficiency and paired with less resources. For ex: Alder Lake CPUs` E-cores also share L2

 $\textbf{Reference}: \underline{\text{https://www.anandtech.com/show/16959/intel-innovation-alder-lake-november-4th}$

TOPOLOGICAL OVERVIEW - AMD CPUS Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key difference is CCXs. AMD CPUs are designed as group of 4 cores which is called as CCX (Core complex) , and there is one LLC per each CCX/quad core. Practically the maximum number of cores competing for the LLC (without simultanenous multithreading) is 4 in recent AMD CPUs. An example 8 core CPU with 2 CCXs:

CPU

CORE 2 | CORE 5

CORE 6


CORE 4 | CORE 7 CORE 8 Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU_Complex_.28CCX.29 Hybrid topologies: The first hybrid AMD CPUs are Phoenix2 ones which have Zen4 and Zen4c cores. Unlike Intel, the segregation is not about performance vs energy but about optimising die space as "c" ones are smaller in physical size with lower cache size and frequencies.


Reference: https://www.tomshardware.com/news/amd-phoenix-2-review-evaluates-zen-4-zen-4c-

<u>performance</u>

COHERENCY

CACHE COHERENCY: PROTOCOLS





Shared system memory cache line holding

var1 for Core1 and var2 for Core2

If those happen in higher rates and if cache lines from system memory transferred between cores rapidly that situation is called as cache ping-pong. VIRTUAL MEMORY PAGE TABLE COHERENCY: TLB SHOOTDOWNS Whenever a page table entry is modified by any of the cores, that particular TLB entry is invalidated in all cores via IPIs. This one is not done by hardware but initiated by operating system. IPI: Interprocessor interrupt, you can take "processor" as core in this context.

 One of the cores modifies a table entry PAGE TABLE ON SYSTEM TLB TLB MEMORY

MEMORY REORDERINGS & SYNCRONISATION

MEMORY REORDERINGS The term memory ordering refers to the order in which the processor issues reads (loads) and writes (stores) . Based on Intel Software Developer's Manual Volume3 8.2.3.4 , there is only one kind of memory reordering that can happen. Loads can be reordered with earlier stores if they use different memory locations. That reordering will not happen if they use the same address: CORE2

; x and y initially 0 ; x and y initially 0 mov [x], 1; STORE TO X mov [y], 1; STORE TO Y mov [result1], y; LOAD FROM Y mov [result2], x; LOAD FROM X In case of reordering, result1 and result2 above can both end up as zero in both cores. Note that, apart from CPUs , also compilers can do memory reordering : <u>Jeff</u>

INSTRUCTIONS TO AVOID REORDERINGS Reorderings can be avoided by using serialising instructions such as SFENCE, LFENCE, and MFENCE : Intel Software Developer's Manual Volume3 8.3 defines them as : These instructions force the processor to complete all modifications to flags, registers, and memory by previous instructions and to drain all buffered writes to memory before the next instruction is fetched and

Preshing's article: Memory Ordering at Compile Time

which can be used as well to avoid reorderings

there are no AMD processors using it yet.

ATOMIC OPERATIONS An atomic operation means that there will be no other operations going on during the execution. From point of execution, an atomic operation is indivisible and nothing can affect its execution The most common type of atomic operations are RMW (read-modify-write) operations.

There is also bus locking "LOCK" prefix (Intel Software Developer's Manual Volume3 8.1.2)

ATOMIC OPERATIONS & SPLIT LOCKS If an atomic instruction is used for a memory range which is split to multiple cache lines, that will lead to locking the whole memory bus, instead of just the cache line. Reference: Detecting and handling split locks (in Linux kernel) on lwn.net ATOMIC RMW OPERATIONS: COMPARE-AND-SWAP

CAS instruction (CMPXCHG) reads values of 2 operands. It then compares them and if they are equal , it swaps values. All the operations are atomic / uninterruptible. It can be used to implement lock free data structures. ATOMIC RMW OPERATIONS: TEST-AND-SET <u>Test-and-set</u> (XCHG) is an atomic operation which writes to a target memory and returns its old value. It is typically used to implement spin locks.

PAUSE INSTRUCTIONS

Busy spinning applications (ex: user space spin locks) can degrade hyperthreading efficiency. There are

several pause instructions (PAUSE/ TPAUSE/UMWAIT/UMMONITOR) to help that.

Note that the latency for PAUSE instruction on Skylake clients is an order of magnitude slower than other architectures : Intel Optimisation Manual 2.5.4 TRANSACTIONAL MEMORY Transactional memory areas are programmer specified critical sections. Reads and writes in those areas are done atomically. (Intel Optimization Manual section 16) However due to another hardware security issue, Intel disabled them from Skylake to Coffee Lake CPUs: https://www.theregister.com/2021/06/29/intel_tsx_disabled

AMD equivalent is called as "Advanced Syncronisation Facility". According to Wikipedia article,

LIMITING CONTENTION BETWEEN CORES

DISABLING UNUSED CORES TO MAXIMISE FREQUENCY (INTEL) Number of active cores may introduce downclocking : Wikichip article Therefore disabling unused cores may improve frequency for perf-critical cores, depending on your CPU. You shall refer to your CPU's frequency table : An example frequency table : Wikichip XeonGold5120 article **ALLOCATING A PARTITION OF LLC (SERVER CLASS CPUS)**


You can allocate a partition of the shared CPU last level cache for your performance sensitive application to avoid evictions on Intel CPUs that support *CAT* feature. CAT : Cache allocation tech , reference : Intel CAT page **CDP** (Code and data prioritisation) allows developers to allocate LLC on code basis : Intel`s CDP page on supported CPUs. CORE 1 CORE 2 CRITICAL


CORE LLC cache lines shared by non LLC cache lines dedicated performance critical cores to only one core On AMD side, QOS Extensions were introduced starting from Zen2. Corresponding technologies are called as "Cache allocation enforcement" and "Code and data prioritisation": https://kib.kiev.ua/x86docs/AMD/MISC/56375_1.00_PUB.pdf

MEMORY BANDWIDTH THROTTLING (SERVER CLASS CPUS) You can throttle memory bandwidth per CPU core on Intel CPUs that support MBA. Each core can be throttled with their request rate controller units. **MBA**: Memory bandwidth allocation, reference: Intel MBA page For AMD equivalent, QOS Extensions were introduced starting from Zen2: https://www.amd.com/system/files/TechDocs/56375 1.03 PUB.pdf

CORE 1 CORE N PROGRAMMABLE PROGRAMMABLE REQUEST RATE REQUEST RATE CONTROLER CONTROLER SHARED INTERCONNECT WHICH CONNECTS MULTIPLE CORES INTERLEAVING FOR REDUCING CONTENTION ON SYSTEM MEMORY

Read and write requests are done at bank level. (See the system memory realm for its organisation) Therefore if multiple cores try to access to the same bank, there will be a contention. Interlaving bank address spaces is one method to mitigate that. BANK 1 BANK 2 BANK 3 BANK 4






INTEL'S TOPDOWN MICROARCHITECTURE ANALYSIS METHOD


That situation is called false sharing.

of microarchitecture events. It is documented in Intel Optimisation Manual Appendix B1. There are 2 main categories for stalls: 1. Frontend : A typical example is large code sizes **ACROSS** leading to instruction cache misses. 2. Backend: Usually either memory bound or **REALMS** compute bound

> Branch mispredictions are categorised under "bad speculation". You can use either Intel's Vtune or Andi Kleen's <u>Toplev</u> tool to make a top down analysis. Both utilise Intel CPUs` performance monitoring counters.


Intel's Top Down analysis is hierarchical organisation





Capacity

MEMORY WALL & OVERALL MEMORY HIERARCHY



MULTICORE

Splitting Intel cpu topologies:

- 1. hybrid, the ones with e-cores and p-cores (heteregenous multiprocessing/HMP)
- 2. non hybrid, all identical

no AVX-512 support on some Intel E-Cores and Pcores unlike AMD https://chipsandcheese.com/2024/06/15/intel-details-skymont/

SOME INTEL PCORES WILL HAVE HYPERTHREADING DISABLED https://chipsandcheese.com/2024/06/03/intels-lion-cove-architecture-preview/

multicore coherency: vm page walk coherency

? avoiding hyperthreading by pinning threads to cores with even indices

MULTI CORE: **CORE TO CORE**

non uniform core to core latencies https://www.jabperf.com/cpu-affinity-becauseeven-a-single-chip-is-nonuniform/

Core to core latencies: It is said that latency between AMD CCX cores are the best, however Intel is faster if it is between different CCXs in an AMD CPU: https://foojay.io/today/why-core-to-core-latency-matters/

https://chipsandcheese.com/2023/11/07/core-to-core-latency-data-on-large-systems/

core to core latency heatmap

: https://github.com/InstLatx64/InstLatX64_Misc/blob/main/AMD_Ryzen_Threadripper_PRO_7995WX/C2CL.png

SYSTEM MEMORY

UDIMM, applies to games, no ECC (error control for better speed)

ARITHMETIC & SIMD & **APX**

AVX10 to the most recent SIMD section (arithmetical section)

APX doubles the number of registers from 16 to 32 (but there is no section about registers)

? dont mix sse and avx , agner fog book mentions penalty


CACHE

AMD DIRECT CACHE ACCESS (DDIO LIKE) is upcoming : https://x.com/medawsonjr/status/1719753032550711644

cache memory: temporal locality vs spatial locality

cache replacement/eviction policies

ARRAY OF POINTERS PREFETCHING https://chipsandcheese.com/2024/09/22/intels-redwood-covebaby-steps-are-still-steps/



CACHE N-WAY ASSOCIATIVITY

SET 1	SET N
LOCK BLOCK N	SETIN

! Intel's vcache -> called "Big LLC" Coming with Nova Lake in 2027

: https://www.hardwaretimes.com/intels-answer-to-amd-3d-v-cache-17th-gen-

nova-lake-big-llc-in-2027/

BRANCH P

Branch prediction patterns, easy to detect patterns, hard to detect patterns

LOADSTORE

4K aliasing (about store-to-load forwarding)

POWER/FREQ

https://lemire.me/blog/2018/09/07/avx-512-when-and-how-to-use-these-new-instructions/ SUGGESTS THAT NO SLOWDOWN FOR SIMD IN LATEST CPUS https://www.phoronix.com/news/Intel-Perf-Limit-Reasons-Linux

!!! APPENDIX : SIMD CHEATSHEET : not per instruction/extension but generalised visualisations

https://twitter.com/InstLatX64/status/1722599769606848600/photo/1