

X86 CPUs & Performance



LAST UPDATE DATE: 18 OCT 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet AUTHOR: AKIN OCAL akin ocal@hotmail.com

PIPELINE REALM:

INSIDE **INDIVIDUAL** CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool <u>UICA</u> and they represent parallel execution through cycles. Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states in UICA diagrams Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE

In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference : Denis Bakhvalov's article INSTRUCTION STALLS DUE TO DATA DEPENDENCY

In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register

As floating points are approximations,

undesired case of : a!=b but a-b=0

denormal numbers are needed to avoid an

RDTSCP INSTRUCTION FOR MEASUREMENTS RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU. TSC: timestamp counter You can use CPUID and RDTSC combination in older systems that don't support RDTSCP. **ESTIMATING INSTRUCTION LATENCIES** Based on Agner Fog`s <u>Instruction tables</u>, RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Based on Intel Software Developer's Manual Volume3, it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's microarchitecture book. For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. Note: Its generic name is simultaneous multithreading. Hyperthreading name used by only Intel. DYNAMIC CLOCK SPEEDS Modern CPUs employ dynamic frequency scaling which means there is a min and max Max level ◀ frequency per CPU core.

Also ACPI defines multiple power states and

for performance and C states are for energy

You can use Intel's <u>Turboboost</u> or AMD's

<u>Turbocore</u> to maximise the CPU usage.

Daniel Lemire's article

modern CPUs implement those. P-State's are

LOAD & STORE BUFFERS Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the Reference: https://en.wikipedia.org/wiki/Memory_disambiguation https://en.wikipedia.org/wiki/Load-Hit-Store **LOAD** STORE-TO-LOAD FORWARDING **STORE** Using buffers for stores and loads to support out of order execution leads to a data syncronisation issue. That issue is described in en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding **REALM** As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address. An example store and load sequence : no-forwarding can be found in Agner Fog's microarchitecture book.

mov [eax],ecx; STORE, Write the value of ECX register to the memory

; address which is stored in EAX register mov ecx,[eax]; LOAD, Read the value from that memory address ; (which was just used) and write it to ECX register

2 level adaptive predictor

Also you create a table called "pattern history table" for that branch. That pattern history table keeps

The branch history register will be used to choose which row will be used from the pattern history table.

In this method, you store the history of last n occurences in a history register which is n bits.

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory

There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER successful forwarding, the steps 2 and 3 (a roundtrip to the cache) will be bypassed. L1 CACHE The conditions for a successful forwarding and latency penalties in case of

Previous game consoles PlayStation3 and Xbox360 had PowerPC based processors which did in-order-execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using

ARITHMETIC INSTRUCTION LATENCIES You can see a set of arithmetic opertions from fast to slow below The clock cycles are based on Agner Fog`s Instruction tables & Skylake architecture on 64 bit registers. Bitwise operations, integer add/sub: 0.25 to 1 clock cycle Floating point add: 3 clock cycles

ARITHMETIC

REALM

and notice that the second instruction gets executed after the first one.

Reference: Denis Bakhvalov's article

FLOATING POINTS X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts x86 extensions are specialised instructions. They have various categories in the memory layout. Below you can see all bits of 1234.5678 FP such as cryptography and neural network operations number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualizer: For the list of extensions : https://en.wikipedia.org/wiki/X86#Extensions SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands mantissa - 23 bits A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers

float GetInverseOfDiff(float a, float b)

return 1.0f / (a - b); Without denormals the code to the right would invoke a divide-by-zero exception. Reference : Bruce Dawson's article Based on Agner Fog's microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. Some typical application areas are 3D graphics and quantitative finance. As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go: In the example above, an array 4 integers (i1 to i4) are added to another array of integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add operations are executed by a single instruction.

X86 EXTENSIONS

Apart from arithmetic operations, they can be utilised for string operations as well: A SIMD based JSON parser <a href="https://github.com/simdjson/simd

X86 EXTENSIONS : SIMD DETAILS The most recent SIMD instruction sets and their corresponding registers are : AVX: 128 bits, XMM registers AVX2: 256 bits, YMM registers AVX512:512 bits, ZMM registers

C0 - Normal execution ← → Pn

In order to switch to Pstates, C-state

has to be brought

to C0 level

C1 - Idle

Note that SSE usage may also introduce downclocking, therefore they should be used carefully :

__m128d , 2 x 64 bit doubles

__m128l , 2 x 64 bit long longs

N-WAY SET ASSOCIATIVITY

Cache capacities are much smaller than the system memory. Moreover, softwares can use various regions of their

In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache lines. The mapping

SET

used as unique identifier used to determine used to determine the actual bytes

the set in the vache in the target cache line

address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses

most of the time. Therefore there is a need for efficient mapping between the cache memory and the system

information is stored in bits of addresses. A cache address has 3 parts

__m128i , 4 x 32 bit ints


As for programming, there are also wider data types. The data type diagrams below are for 128 bit AVX m128 , 4 x 32 bit floating points Float Float Float Float


Double


long long

Note that SSE instructions require more power, therefore their usage may also introduce downclocking. They should be benchmarked : Daniel Lemire's article

OFFSET








In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need


program instructions rather than data to improve throughput of CPU frontend.


a round trip to the system memory and total latency becomes 3 digit nanoseconds.



DMA mechanism doesn't require CPU involvement. Though mechanism initiated by CPU, therefore CPU support needed. DCA bypasses the system memory and can transfer to directly LLC of CPUs that support this feature. Intel refers to their technology as DDIO (Direct I/O). Reference : Intel documentation


memory we can map.





2ⁿ rows and each row has a saturating counter.

Reference : Agner Fog`s microarchitecture book



Spectre paper : https://spectreattack.com/spectre.pdf

Reference: Marek Majkovski's article on Cloudflare blog

sequences of branch instructions:


ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY?

Intel Xeon Gold 6262 -> roughly 4K

AMD EPYC 7713 -> roughly 3K

VIRTUAL MEMORY REALM

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with



REALM

