X86 CPUs & Performance

Die photo of a quadcore CPU , Copyright of Intel

and notice that the second instruction gets executed after the first one.

Reference: Denis Bakhvalov's article

ARITHMETIC

REALM

You can see a set of arithmetic opertions from fast to slow below

architecture on 64 bit registers.

ARITHMETIC INSTRUCTION LATENCIES

The clock cycles are based on Agner Fog's Instruction tables & Skylake

Bitwise operations, integer add/sub: 0.25 to 1 clock cycle


Floating point add: 3 clock cycles

LAST UPDATE DATE: 18 OCT 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatshee

AUTHOR: AKIN OCAL akin ocal@hotmail.com



INSIDE INDIVIDUAL CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool <u>UICA</u> and they represent parallel execution through cycles. Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states in UICA diagrams Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference : Denis Bakhvalov's article

INSTRUCTION STALLS DUE TO DATA DEPENDENCY

In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register

RDTSCP INSTRUCTION FOR MEASUREMENTS RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU. TSC: timestamp counter You can use CPUID and RDTSC combination in older systems that don't support RDTSCP. **ESTIMATING INSTRUCTION LATENCIES** Based on Agner Fog`s <u>Instruction tables</u>, RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Based on Intel Software Developer's Manual Volume3, it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's microarchitecture book. For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. Note: Its generic name is simultaneous multithreading. Hyperthreading name used by only Intel. DYNAMIC CLOCK SPEEDS Modern CPUs employ dynamic frequency scaling which means there is a min and max Max level ◀ frequency per CPU core. Also ACPI defines multiple power states and C0 - Normal execution ← → Pn modern CPUs implement those. P-State's are C1 - Idle for performance and C states are for energy In order to switch to Pstates, C-state You can use Intel's <u>Turboboost</u> or AMD's has to be brought <u>Turbocore</u> to maximise the CPU usage. to C0 level

Note that SSE usage may also introduce downclocking, therefore they should be used carefully :

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE **LOAD & STORE BUFFERS** Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may Load and store buffers allow CPU to do out-of-order execution on loads and improve combined latency of those 2 operations. The reason is not stores by decoupling speculative execution and committing the results to the specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory Reference: https://en.wikipedia.org/wiki/Memory_disambiguation https://en.wikipedia.org/wiki/Load-Hit-Store **LOAD** STORE-TO-LOAD FORWARDING There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER **STORE** Using buffers for stores and loads to support out of order execution leads successful forwarding, the steps 2 to a data syncronisation issue. That issue is described in and 3 (a roundtrip to the cache) en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding **REALM** will be bypassed. L1 CACHE As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address. The conditions for a successful forwarding and latency penalties in case of An example store and load sequence : no-forwarding can be found in Agner Fog's microarchitecture book. mov [eax],ecx; STORE, Write the value of ECX register to the memory Previous game consoles PlayStation3 and Xbox360 had PowerPC based ; address which is stored in EAX register processors which did in-order-execution rather than out-of-order execution. mov ecx,[eax]; LOAD, Read the value from that memory address Therefore developers had to separately handle LHS by using ; (which was just used) and write it to ECX register restrict keyword and other methods : Elan Ruskin's article

The output Y (in this case whether a branch taken

or not) is calculated by dot product of the weight

vector and the input vector.

FLOATING POINTS X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts x86 extensions are specialised instructions. They have various categories in the memory layout. Below you can see all bits of 1234.5678 FP number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualizer: mantissa - 23 bits A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers As floating points are approximations, float GetInverseOfDiff(float a, float b)

denormal numbers are needed to avoid an

undesired case of : a!=b but a-b=0 return 1.0f / (a - b); Without denormals the code to the right would invoke a divide-by-zero exception. Reference : Bruce Dawson's article operations are executed by a single instruction. Based on Agner Fog's microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. Some typical application areas are 3D graphics and quantitative finance. As for AMD side, the recent Zen architecture CPUs seemingly don't have the same Apart from arithmetic operations, they can be utilised for string operations as well: A SIMD based JSON parser <a href="https://github.com/simdjson/simd performance degradation.

X86 EXTENSIONS The most recent SIMD instruction sets and their corresponding registers are : such as cryptography and neural network operations For the list of extensions : https://en.wikipedia.org/wiki/X86#Extensions SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go: As for programming, there are also wider data types. The data type diagrams below are for 128 bit AVX m128 , 4 x 32 bit floating points Float __m128d , 2 x 64 bit doubles __m128i , 4 x 32 bit ints In the example above, an array 4 integers (i1 to i4) are added to another array of __m128l , 2 x 64 bit long longs integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add

Daniel Lemire's article

Note that SSE instructions require more power, therefore their usage may also introduce downclocking. They should be benchmarked : Daniel Lemire's article

X86 EXTENSIONS : SIMD DETAILS

AVX: 128 bits, XMM registers

AVX2: 256 bits, YMM registers

AVX512:512 bits, ZMM registers

Float

Last

Cache

CPU Level

DCA

Float Float

Double

long long

BRANCH PREDICTION REALM

Why: CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as Gain if predicted correctly: If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance. Penalty in case of misprediction: If the prediction was wrong, that prefetch will be a waste and the cost will What are branch instructions instructions ?: Unconditional ones (jmp), conditional ones (eg: jne), call/ret 1 | 2 | 3 | 4 | ... How: There are auxilliary hardware buffers. T T NT T Branch target buffer stores target addresses (instruction branch ... NT NT NT T pointers) of branches. AMD uses multiple level of BTBs : branch n T NT NT NT L1 BTB, L2 BTB etc. A hypothetical pattern history table Pattern history tables track the history of results T: taken, NT: not taken (whether it was taken or not) per branch. **BP METHODS: 2-LEVEL ADAPTIVE BRANCH PREDICTION** A 2-bit saturating counter can store 4 strength states. Whenever a branch is taken it goes stronger. And whenever a branch is not taken it Not taken

2 level adaptive predictor

Also you create a table called "pattern history table" for that branch. That pattern history table keeps

In this method, you store the history of last n occurences in a history register which is n bits.

2ⁿ rows and each row has a saturating counter.

Reference : Agner Fog`s microarchitecture book

BRANCH PREDICTION BASICS

A perceptron is basically the simplest form of machine learning. They can be considered as a linear array of weights. Agner For mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his microarchitecture book. For details of perceptron based branch prediction: <u>Dynamic Branch Prediction with Perceptrons by Daniel</u> INTEL LSD (LOOP STREAM DETECTOR) Intel LSD will detect a loop and stop fetching instruction to improve frontend bandwidth. Several conditions mentioned in Intel Optimization Manual

They are used in Zen arcihtectures.

• Loop body size up to 60 μops, with up to 15 taken branches, and up to 15 64-byte fetch lines. • No mismatched stack operations (e.g., more PUSH than POP). More than ~20 iterations. Note that LSD is disabled on Skylake Server CPUs. Reference: https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)#Front-end **DISABLING SPECULATIVE EXECUTION PATCHES** You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if it is doable in your system.

BP METHODS: AMD PERCEPTRONS

Kernel.org documentation: https://www.kernel.org/doc/html/latest/admin-guide/kernel-<u>parameters.html</u> Meltdown paper : https://meltdownattack.com/meltdown.pdf Spectre paper : https://spectreattack.com/spectre.pdf **ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY?**

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with

Intel Xeon Gold 6262 -> roughly 4K

The branch history register will be used to choose which row will be used from the pattern history table. AMD EPYC 7713 -> roughly 3K Reference: Marek Majkovski's article on Cloudflare blog

sequences of branch instructions:

CACHE BASICS System memory is made of SRAM cells. Cache memory on the other hand are made of DRAM cells which is much faster than DRAMs. On the other hand they are more expensive: DRAM used in system memories SRAM used in cache memories Access time: Under 1 nanosecond Access time: 50-150 nanoseonds due to capacitor charge/discharge times and other steps Cost: Expensive in the price due to 6 transistors Cost: Cheaper in the price as it has less components **CACHE** Reference: Ulrich Drepper's What every programmer should know about memory **MEMORY**

used to indicate the last level of cache.

of caches.

3 level caches are currently the most common ones. Intel

CACHE ORGANISATION Caches are organised in multiple levels. As you go upper in Load & Store Buffers that hierarchy , the capacity increases. Therefore **LLC** term L1 Data Cache Broadwell architecture had 4 level caches in the past. It is LLC : Last level cache expected that upcoming AMD CPUs may come with 4 level System memory

A cache line is the smallest addresable unit in cache memories. It is typically 64 bytes. All the mentioned caches till now were data caches. But there is also in he (iCache) which store program instructions rather than data to improve throughput of CPU frontend. In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.

N-WAY SET ASSOCIATIVITY Cache capacities are much smaller than the system memory. Moreover, softwares can use various regions of their address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses most of the time. Therefore there is a need for efficient mapping between the cache memory and the system In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache lines. The mapping information is stored in bits of addresses. A cache address has 3 parts : SET OFFSET used as unique identifier used to determine used to determine the actual bytes the set in the vache in the target cache line The pseudocode below shows steps for searching a single byte in the cache memory: Get tag, set and offset from the address For each line in the current set (which we just found out) if tag of the current line line equals to tag (which we just found out) read and return data using offset // CACHE HIT If there was no matching tag, it is a cache miss The level of associtiavity (the number of ways) is a trade off between the search time and the amount of system memory we can map. **DIRECT CACHE ACCESS** Modern NICs come with a DMA (Direct Memory Access) engine and can transfer data directly to Level drivers' ring buffers which reside on the system Cache DMA mechanism doesn't require CPU involvement.

Though mechanism initiated by CPU, therefore CPU


DCA bypasses the system memory and can transfer to


Intel refers to their technology as DDIO (Direct I/O).


directly LLC of CPUs that support this feature.

Reference : Intel documentation

support needed.







REALM

PAGE TABLE WALKING Even with pages which group addresses, having all pages in a page table would still need too much storage on 64 bit systems. Therefore page tables are implemented hierarchically. Memory is divided into address spaces. And there is a tree data structure for each address space in the page table. Processes have to "walk the page table" level by level in the hierarchy to find out the actual address : 47 39 38 30 29 21 20 12 11 0 L3 Offset Place in the L1 Table L2 Table L3 Table L4 Table physical 4 level page tables is the most common one. In the diagram above first 48 bits of a 64 bit address are used for page table walking. All of 48 bits have to be used in order to find out the final actual address. Intel CPUs started to support 5 level tables since Ice Lake. The advantage of another level is that you can address even more space. The disadvantage is that the time needed to walk the page table increases due to a new level of indirection.

SYSTEM MEMORY REALM DDR RAMs are the most common commodity hardware as system memory. They are found in forms of DIMMs (Dual inline memory module) / RAMSticks. A DIMM. Click for Image source RANK 1 RANK 1 System memory / RAM is organised as RANK ... PANK 1 collection of ranks. RANK N BANK 1 BANK N a DRAM BANK .. Each rank have banks which are collection of DRAM cells per bit. **DRAM refreshes** DRAM circuits use capacitors which lose their charge over time. (See the cache memory realm). So RAMs have to refresh their DRAM cells periodically. As for DDR4, refreshing is rank-level which means the other banks in the same rank become inaccesible. DDR5 comes with same-bank-refresh feature which allows a more finegrained bank-level refresh. Therefore it can offer a higher DDR4 refresh granularity DDR5 refresh granularity


MULTICORE REALM TOPOLOGICAL OVERVIEW - INTEL CPUS CPU EXECUTION BRANCH EXECUTION UNITS UNITS UNIT TLB data and TLB data and instruction instruction L1-L2..(excluding caches for VM caches for VM LLC) data & LLC) data & LAST LEVEL CACHE (L3 OR L4) UNCORE MEMORY CONTROLLER (Server CPUs likely to have more than one MC) Note that "Uncore" term is used by only Intel **TOPOLOGICAL OVERVIEW - AMD CPUS** Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key AMD CPUs are designed as group of 4 cores which is called as CCX (Core complex) by AMD. The main difference from Intel CPUs is that there is one LLC per each CCX/quad core. Practically the max number of cores competing for the LLC (without simultanenous multithreading) is 4 in recent AMD CPUs:


CORE 2 | CORE 5


CORE 4 | CORE 7

AMD CCX structure :There will be multiple LLCs for each group of 4 cores

Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU_Complex_.28CCX.29








ABOUT

REALMS


An example 8 core CPU with 2 CCXs


CORE 3



CORE 6

CORE 8





Floating point division 10-40 clock cycles Simple register operation (ADD OR etc) less than 1 clock cycle 15-30 clock cycles Compare and exchange Branch prediction 1-2 clock cycles Integer division 15-40 clock cycles Floating point addition 1-3 clock cycles L3 data cache read 30-70 clock cycles Multiplication (int, floating point) 1-7 clock cycles System memory read 100-150 clock cycles L1 data cache read 3-4 clock cycles Cross-NUMA L3 read 100-300 clock cycles TLB miss 7-21 clock cycles 300-500 clock cycles Cross-NUMA system memory read 10-12 clock cycles L2 data cache read Reference for numbers : 10-20 clock cycles Branch misprediction http://ithare.com/infographics-operation-costs-in-cpu-clock-cycles/

(ESTIMATED) LATENCY NUMBERS IN CLOCK CYCLES