X86 CPUs & Performance

Die photo of a quadcore CPU , Copyright of Intel


and notice that the second instruction gets executed after the first one.

Reference : Denis Bakhvalov`s article

LAST UPDATE DATE: 17 OCT 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet AUTHOR: AKIN OCAL akin_ocal@hotmail.com https://twitter.com/akin_ocal_dev



INSIDE INDIVIDUAL CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarch analysis tool <u>UICA</u> and they represent parallel execution through cycles. Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput Retired You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states in UICA diagrams Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference : Denis Bakhvalov's article INSTRUCTION STALLS DUE TO DATA DEPENDENCY

RDTSCP INSTRUCTION FOR MEASUREMENTS RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU. TSC: timestamp counter You can use CPUID and RDTSC combination in older systems that don't support RDTSCP. **ESTIMATING INSTRUCTION LATENCIES** Based on Agner Fog`s <u>Instruction tables</u>, RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Based on Intel Software Developer's Manual Volume3, it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's microarchitecture book. For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. Note: Its generic name is simultaneous multithreading. Hyperthreading name used by only Intel. DYNAMIC CLOCK SPEEDS Modern CPUs employ dynamic frequency scaling which means there is a min and max Max level ← frequency per CPU core. Also ACPI defines multiple power states and C0 - Normal execution ← → Pn modern CPUs implement those. P-State's are C1 - Idle for performance and C states are for energy In order to switch to Pstates, C-state You can use Intel's <u>Turboboost</u> or AMD's has to be brought In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register <u>Turbocore</u> to maximise the CPU usage. to C0 level

Note that SSE usage may also introduce downclocking, therefore they should be used carefully :

__m128i , 4 x 32 bit ints

__m128l , 2 x 64 bit long longs

N-WAY SET ASSOCIATIVITY

Cache capacities are much smaller than the system memory. Moreover, softwares can use various regions of their

In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache lines. The mapping

SET

address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses

most of the time. Therefore there is a need for efficient mapping between the cache memory and the system

information is stored in bits of addresses. A cache address has 3 parts

Daniel Lemire's article

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE **LOAD & STORE BUFFERS** Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may Load and store buffers allow CPU to do out-of-order execution on loads and improve combined latency of those 2 operations. The reason is not stores by decoupling speculative execution and committing the results to the specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory Reference: https://en.wikipedia.org/wiki/Memory_disambiguation https://en.wikipedia.org/wiki/Load-Hit-Store **LOAD** STORE-TO-LOAD FORWARDING There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER **STORE** Using buffers for stores and loads to support out of order execution leads successful forwarding, the steps 2 to a data syncronisation issue. That issue is described in and 3 (a roundtrip to the cache) en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding **REALM** will be bypassed. L1 CACHE As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address. The conditions for a successful forwarding and latency penalties in case of An example store and load sequence : no-forwarding can be found in Agner Fog's microarchitecture book. mov [eax],ecx; STORE, Write the value on ECX register to the memory Previous game consoles PlayStation3 and Xbox360 had PowerPC based ; address which is stored in EAX register processors which did in-order-execution rather than out-of-order execution. mov ecx,[eax]; LOAD, Read the value from that memoy address Therefore developers had to separately handle LHS by using ; (which was just used) and write it to ECX register restrict keyword and other methods : Elan Ruskin's article

ARITHMETIC REALM ARITHMETIC INSTRUCTION LATENCIES You can see a set of arithmetic opertions from fast to slow below The clock cycles are based on Agner Fog`s Instruction tables & Skylake architecture on 64 bit registers. Bitwise operations, integer add/sub: 0.25 to 1 clock cycle Floating point add: 3 clock cycles

vector and the input vector.

FLOATING POINTS X86 EXTENSIONS x86 extensions are specialised instructions. They have various categories X86 uses <u>IEEE 754</u> standard for floating points. A 32 bit floating point consists of 3 part in the memory layout. Below you can see all bits of 1234.5678 FP such as cryptography and neural network operations number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualizer: For the list of extensions : https://en.wikipedia.org/wiki/X86#Extensions SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands mantissa - 23 bits for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go: A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers. As floating points are approximations, float GetInverseOfDiff(float a, float b) denormal numbers are needed to avoid an undesired case of : a!=b but a-b=0 return 1.0f / (a - b);

In the example above, an array 4 integers (i1 to i4) are added to another array of integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add operations are executed by a single instruction. Based on Agner Fog's microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. Some typical application areas are 3D graphics and quantitative finance. Apart from arithmetic operations, they can be utilised for string operations as well: As for AMD side, the recent Zen architecture CPUs seemingly don't have the same SIMD based JSON parser https://github.com/simdjson/simdjson

The most recent SIMD instruction sets and their corresponding registers are : AVX: 128 bits, XMM registers AVX2: 256 bits, YMM registers AVX512: 512 bits, ZMM registers As for programming, there are also wider data types. The data type diagrams below are for 128 bit AVX: m128 , 4 x 32 bit floating points Float Float Float Float Double __m128d , 2 x 64 bit doubles

long long

X86 EXTENSIONS : SIMD DETAILS

Note that as SSE instructions require more power, therefore their usage may also introduce downclocking, therefore they should be used carefully with benchmarks Daniel Lemire's article


OFFSET

CPU Level

CPU Level

Cache


BP METHODS: AMD PERCEPTRONS BRANCH PREDICTION BASICS They are used in Zen arcihtectures. Why: CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as A perceptron is basically the simplest form of machine learning. They can be considered as a linear array of Gain if predicted correctly: If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance. Agner For mentions that they are good at predicting very long branches compared to 2-level adaptive Penalty in case of misprediction: If the prediction was wrong, that prefetch will be a waste and the cost will branch prediction in his microarchitecture book. For details of perceptron based branch prediction: The output Y (in this case whether a branch taken What are branch instructions instructions ?: Unconditional ones (jmp), conditional ones (eg: jne), call/ret or not) is calculated by dot product of the weight <u>Dynamic Branch Prediction with Perceptrons by Daniel</u> How: There are hardware auxilliary buffers. 1 2 3 4 ... INTEL LSD (LOOP STREAM DETECTOR) T T NT T Branch target buffer stores target addresses (instruction branch ... NT NT NT T pointers) of previously taken branches. AMD uses Intel LSD will detect a loop and stop fetching instruction to improve frontend bandwidth. Several multiple level of BTBs: L1 BTB, L2 BTB etc. branch n T NT NT NT conditions mentioned in Intel Optimization Manual **BRANCH** Pattern history table tracks the history of results A hypothetical pattern history table • Loop body size up to 60 μops, with up to 15 taken branches, and up to 15 64-byte fetch lines. (whether it was taken or not) per branch (jne, je etc) T: taken, NT: not taken • No mismatched stack operations (e.g., more PUSH than POP). **PREDICTION** More than ~20 iterations. **BP METHODS: 2-LEVEL ADAPTIVE BRANCH PREDICTION** Note that LSD is disabled on Skylake Server CPUs. Reference: https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)#Front-end REALM **DISABLING SPECULATIVE EXECUTION PATCHES** A 2-bit saturating counter can store 4 strength states. You can consider disabling system patches for speculative execution related vulnerabilities such Not taken as Meltdown and Spectre for performance, if it is doable in your system. Whenever a branch is taken it goes stronger. Kernel.org documentation: https://www.kernel.org/doc/html/latest/admin-guide/kernel-And whenever a branch is not taken it goes weaker Meltdown paper: https://meltdownattack.com/meltdown.pdf Spectre paper: https://spectreattack.com/spectre.pdf 2 level adaptive predictor **ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY?** In this method, you store the history of last n occurences in a history register which is n bits. As for max number of entries in BTBs, there are estimations made by stress testing the BTB with Also you create a table called "pattern history table" for that branch. That pattern history table keeps sequences of branch instructions: 2ⁿ rows and each row has a saturating counter. Intel Xeon Gold 6262 -> roughly 4K AMD EPYC 7713 -> roughly 3K The branch history register will be used to choose which row will be used from the pattern history table. Reference : Agner Fog`s microarchitecture book Reference: Marek Majkovski's article on Cloudflare blog





Without denormals the code to the right would invoke a divide-by-zero exception.


Reference : Bruce Dawson's article

performance degradation.









PAGE TABLE WALKING Even with pages which group addresses, having all page on a page table would still need too much storage on 64 bit systems. Therefore page tables are implemented hierarchically. Memory is divided into address spaces. And there is a tree data structure for each address space in the page tables. Processes have to "walk the page table" level by level in the hierarchy to find out the actual address: 47 39 38 30 29 21 20 12 11 0 L2 L3 L4 Offset Place in the L1 Table L2 Table L3 Table L4 Table 4 level page tables is the most common one. In the diagram above first 48 bits of a 64 bit address are used for page table walking. All of 48 bits has to be used in order to find out the final actual address Intel CPUs started to support 5 level tables since Ice Lake. The advantage of another level is that you can address even more space. The disadvantage is that the time needed to walk the page table increases due to a new level of indirection.

CRITICAL

CORE

LLC cache lines

dedicated to

only one core

CORE N

PROGRAMMABLE

REQUEST RATE

CONTROLER


BANK 4

SHARED INTERCONNECT


BANK 3


CORE 2


SYSTEM MEMORY REALM DDR RAMs are used the most common commodity hardware as system memory. They are found in forms of DIMMs (Dual inline memory module) / RAMSticks. A DIMM. Click for Image source RANK 1 RANK 1 System memory / RAM is organised as RANK ... PANK 1 collection of ranks. RANK N BANK 1 BANK N a DRAM BANK . Each rank have banks which are collection of DRAM cells per bit. **DRAM refreshes** DRAM circuits use capacitors which lose their charge over time. (See cache memory realm). So RAMs have to refresh their DRAM cells periodically. As for DDR4, refreshing is rank-level which means the other banks in the same rank become inaccesible. DDR5 comes with same-bank-refresh feature which allows a more finegrained bank-level refresh. Therefore it can offer a higher DDR4 refresh granularity DDR5 refresh granularity





Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU_Complex_.28CCX.29

















Simple register operation (ADD OR etc) less than 1 clock cycle 10-40 clock cycles Floating point division Memory write about 1 clock cycle Compare and exchange 15-30 clock cycles Branch prediction 1-2 clock cycles Integer division 15-40 clock cycles Floating point addition 1-3 clock cycles L3 data cache read 30-70 clock cycles Multiplication (int, floating point) 1-7 clock cycles System memory read 100-150 clock cycles L1 data cache read 3-4 clock cycles Cross-NUMA L3 read 100-300 clock cycles Cross-NUMA system memory read TLB miss 300-500 clock cycles 7-21 clock cycles L2 data cache read 10-12 clock cycles Reference for numbers : http://ithare.com/infographics-operation-Branch misprediction 10-20 clock cycles costs-in-cpu-clock-cycles/

(ESTIMATED) LATENCY NUMBERS IN CLOCK CYCLES