

MICROARCHITECTURE CHEAT SHEET

X86 CPUs & Performance




Photo of a quad-core CPU. Copyright of Intel


LAST UPDATE DATE : 31 OCT 2022

FOR LATEST VERSION : [www.github.com/akhin/microarchitecture-cheatsheet](https://github.com/akhin/microarchitecture-cheatsheet)

AUTHOR: AKIN OCAL akin_ocal@hotmail.com

PIPELINE REALM : INSIDE AN INDIVIDUAL CORE

A SIMPLIFIED OVERVIEW (BASED ON INTEL SKYLAKE)



Based on: [Skylake server on en.wikichip.org](https://en.wikichip.org/wiki/skylake_server)

- Speculative execution**
See the branch predictor realm for branch predictor, BTB and LSD.
- VCOPS/MicroOps**
CISC instructions are split into smaller RISC instructions called as uops for more throughput.
- Microfusion**
Memory-write and read-modify uops are combined into a single uop for better throughput.
- Out of order execution**
This is done at the backend to improve the throughput.
However the results have to be output in order. So reordering at the end done by help of the ROB (Reorder buffer).
- Super scalar execution**
Multiple uops executed in parallel.
- Arithmetic operations**
See the arithmetic realm.
- Caches**
See the cache memory realm.
- TLBs**
See the virtual memory realm.
- Load/Store buffers**
See the load-store realm.

PIPELINE PARALLELISM & PERFORMANCE

Pipeline diagrams : The diagrams below in the following topics are outputs from an online microarchitecture analysis tool [UICA](https://en.wikichip.org/wiki/skylake_server) and they represent parallel execution through cycles.

Rows are multiple instructions being executed at the same time.
Columns display how instruction state changes through cycles.

IPC : As for pipeline performance, typically IPC is used. It stands for "Instructions per cycle".
A higher IPC value usually means a better throughput.

Rate of retired instructions : Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/fetched as they were wrongly speculated. On the other hand executed instructions are the ones which were fetched. Therefore a high rate of retired instructions indicates low branch prediction rate.



CONTENT FOR EXECUTION PORTS IN THE PIPELINE


Instruction	Possible Ports	Actual Port	Cycle
add rax, rax	1, 2, 3, 4, 5, 6	1	1
mov r10, r10	1, 2, 3, 4, 5, 6	2	2
ret r10	1, 2, 3, 4, 5, 6	3	3

In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction.

Also notice that there is longer time between E(Executed) and R(Retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order.

Reference : [Denis Bakhtov's article](https://en.wikichip.org/wiki/skylake_server)

INSTRUCTION STALLS DUE TO DATA DEPENDENCY



In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one.

Reference : [Denis Bakhtov's article](https://en.wikichip.org/wiki/skylake_server)

ROTSOP INSTRUCTION FOR MEASUREMENTS

ROTSOP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU.

TSC : Timestamp counter

You can use CPUID and ROTSOP combination in older systems that don't support ROTSOP.

ESTIMATING INSTRUCTION LATENCIES

Based on Agner Fog's [Instruction tables](https://en.wikichip.org/wiki/skylake_server), ROTSOP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture:

> 1 cycle @ 5.4GHz, is 0.22 nanoseconds
> 32/0.22 = 145.45 nanoseconds

So the resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds.

HYPERTHREADING / SIMULTANEOUS MULTITHREADING

Based on [Intel Software Developer's Manual Volume3](https://en.wikichip.org/wiki/skylake_server), it is implemented by 2 virtual cores that share resources including cache memory, branch predictor resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's [microarchitecture book](https://en.wikichip.org/wiki/skylake_server).

For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings.

In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications.

DYNAMIC FREQUENCIES

Modern CPUs employ dynamic frequency scaling which means there is a min and max frequency per CPU core.


ACPI : ACPI defines multiple power states and modern CPUs implement those. P-State's are for performance and C states are for energy efficiency.

You can use Intel's [TurboBoost](https://en.wikichip.org/wiki/skylake_server) or AMD's [TurboCore](https://en.wikichip.org/wiki/skylake_server) to maximise the CPU usage.

Intel CPUs number of active cores & SIMD usage : Number of active cores can introduce downloading regardless of SIMD usage. Therefore disabling unused cores can further improve frequency of your target cores.

Example Xeon Gold 5120 frequency table : https://en.wikichip.org/wiki/skylake_server page5120freqnewand

Use of some SIMD instructions may introduce further slowdowns. You shall refer to your CPU's frequency table. Regarding SIMD and downloading : [Daniel Lenn's article](https://en.wikichip.org/wiki/skylake_server)



LOAD STORE REALM

LOAD & STORE BUFFERS

Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the cache memory.

Reference : https://en.wikipedia.org/wiki/Memory_disambiguation

STORE-TO-LOAD FORWARDING

Using buffers for stores and loads to support out of order execution leads to a data synchronization issue. That issue is described in en.wikipedia.org/wiki/Memory_disambiguationStore-to-load_forwarding.

As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.

An example store and load sequence :

```
mov [eax], STORE ; STORE, Write the value of ECX register to the memory address which is stored in EAX register
mov ecx, [eax] ; LOAD, Read the value from that memory address (which was just used) and write it to ECX register
```

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE

Based on [Intel Optimization Manual 3.6.4](https://en.wikichip.org/wiki/skylake_server), store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory.

https://en.wikichip.org/wiki/skylake_server Load-Hit-Store

There are several conditions for the forwarding to happen. In case of a successful forwarding, the steps 2 and 3 (a roundtrip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of non-forwarding can be found in Agner Fog's [microarchitecture book](https://en.wikichip.org/wiki/skylake_server).

What would happen without forwarding? : Previous game consoles PlayStation3 and Xbox360 had PowerPC based processors which did LHS order execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using `volatile` keyword and other methods : [Evan Ruskin's article](https://en.wikichip.org/wiki/skylake_server)

ARITHMETIC REALM

ARITHMETIC INSTRUCTION LATENCIES

You can see a set of arithmetic operations from fast to slow below.

The clock cycles are based on Agner Fog's [Instruction tables](https://en.wikichip.org/wiki/skylake_server) & Skylake architecture on 64 bit registers.

Bitwise operations, integer arithmetic, 0-25 to 1 clock cycle
Floating point add : 3 clock cycles
Floating point multiplication : about 6 clock cycles
Floating point division : about 16 clock cycles
Integer division : 24-30 clock cycles

FLOATING POINTS

X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 128.5878 FP number. Used [pascal.glauber/IEEE754-visualisation](https://en.wikichip.org/wiki/skylake_server) as visualizer.

A floating point's value is calculated as : mantissa * 2^{exponent}

IEEE754 also defines **denormal numbers**. They are very small / near zero numbers.

As floating points are approximations, denormal numbers are needed to avoid an undefined case of a-b=0 but a-b=0 Without denormal the code to the right would involve a divide-by-zero exception.

Reference : [Bruce Dawson's article](https://en.wikichip.org/wiki/skylake_server)

Based on Agner Fog's [microarchitecture book](https://en.wikichip.org/wiki/skylake_server), Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs.

As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

X86 EXTENSIONS

X86 extensions are specialised instructions. They have various categories from [cryptography](https://en.wikichip.org/wiki/skylake_server) to [network operations](https://en.wikichip.org/wiki/skylake_server).

[Intel Intrinsics Guide](https://en.wikichip.org/wiki/skylake_server) is a good page to explore those extensions.

SSE (Streaming SIMD Extensions) is one of the most important ones. **SIMD** stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go.

In the example above, an array of integers (1 to 4) are added to another array of integers (1 to 4). The result is also an array of sums (1 to 4). In the example, 4 add operations are executed by a single instruction.

They play key role in compilers' vectorisation optimisation : [GCC auto vectorisation](https://en.wikichip.org/wiki/skylake_server)


Apart from arithmetic operations, they can be utilised for string operations as well. A SIMD based JSON parser : [https://github.com/akhin/jsonsimd](https://en.wikichip.org/wiki/skylake_server)

X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets and their corresponding registers are :

AVX : 128 bits, XMM registers
AVX2 : 256 bits, YMM registers
AVX512 : 512 bits, ZMM registers

As for programming, there are also wider data types. The data type diagrams below are for 128 bit AVX.



BRANCH PREDICTION REALM

BRANCH PREDICTION BASICS

Why : CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as possible.

Gain if predicted correctly : If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance.

Penalty in case of misprediction : If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline.

What are branch instructions? : Unconditional ones (jmp), conditional ones (eg: jne), callret.

How : There are auxiliary hardware buffers.

Branch target buffer stores target addresses (instruction pointers) of branches. AMD uses multiple level of BTBs : L1 BTB, L2 BTB etc.

Pattern history tables track the history of results (whether it was taken or not) per branch.

A hypothetical pattern history table :
T: taken, NT: not taken

CMOV (Conditional move) instruction takes additional time in order to compute also the condition. Therefore they don't introduce extra load to branch prediction. They can be used to eliminate branches.

Reference : [Intel Optimization Manual 3.4.1.1](https://en.wikichip.org/wiki/skylake_server)

BP METHODS : AMD PERCEPTIONS

They are used in Zen architectures.

A **perception** is basically the simplest form of machine learning. They can be considered as a linear array of weights.

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his [microarchitecture book](https://en.wikichip.org/wiki/skylake_server).

For details of perception based branch prediction: [Dynamic Branch Prediction with Perceptions by Daniel Jermolov and Calvin Lin](https://en.wikichip.org/wiki/skylake_server)

The output Y (in this case whether a branch taken or not) is calculated by dot product of the weight vector and the input vector.

Intel LSD (Loop Stream Detector)

Intel LSD will detect a loop and stop fetching instruction to improve frontend bandwidth. Several conditions mentioned in [Intel Optimization Manual](https://en.wikichip.org/wiki/skylake_server).

* Loop body size up to 60 uops, with up to 15 taken branches, and up to 15 64-byte fetch lines.

* No CALL or RET.

* No mispredicted stack operations (e.g., more PUSH than POP).

* More than ~20 iterations.

Note that LSD is disabled on Skylake Server CPUs. Reference : https://en.wikichip.org/wiki/skylake_server intel/microarchitecture/skylake_server/Frontend

You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if it is doable in your system.

Kernel.org documentation : <https://www.kernel.org/doc/Documentation/bugzilla-guidelines/parameters.html>

Red Hat Enterprise documentation : <https://access.redhat.com/articles/1331301>

Meltdown paper : <https://meltdownattack.com/meltdown.pdf>

Spectre paper : <https://spectreattack.com/spectre.pdf>

ESTIMATED LIMITS : HOW MANY IFs ARE TOO MANY ?

As for number of entries in BTBs, there are estimations made by stress testing the BTB with sequences of branch instructions :

Intel Xeon Gold 5262 -> roughly 4K
AMD EPYC 7113 -> roughly 3K

Reference : [Marek Malykova's article on Cloudflare blog](https://en.wikichip.org/wiki/skylake_server)

CACHE MEMORY REALM

CACHE MEMORY VS SYSTEM MEMORY

System memory is made of DRAM cells. Cache memory on the other hand are made of SRAM cells which is much faster than DRAMs. On the other hand they are more expensive.

DRAM used in system memories

SRAM used in cache memories

Access time : 50-150 nanoseconds due to capacitor charged/discharge times and other steps

Cost : Expensive in the price due to 6 transistors

Reference : Ulrich Drepper's [What every programmer should know about memory](https://en.wikichip.org/wiki/skylake_server)

CACHE ORGANISATION

Caches are organised in multiple levels. As you go up in that hierarchy, the capacity increases. Therefore **LLC** term used to indicate the last level of cache.

3 level caches are currently the most common ones. Intel **Broadwell** architecture had 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level caches.

A **cache line** is the smallest addressable unit in cache memory. It is typically 64 bytes.

All the mentioned caches I now were data caches. But there is also **instruction cache** (iCache) which store program instructions rather than data to improve throughput of CPU frontend.

In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.

[Intel Optimization Manual 3.7](https://en.wikichip.org/wiki/skylake_server) describes **prefetching**. Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction `prefetch` to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial : [Daniel Lenn's article](https://en.wikichip.org/wiki/skylake_server)

HARDWARE AND SOFTWARE PREFETCHING

Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction `prefetch` to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial : [Daniel Lenn's article](https://en.wikichip.org/wiki/skylake_server)

SYSTEM MEMORY REALM

DDR RAMs

DDR RAMs are the most common commodity hardware as system memory.

They are found in forms of DIMMs (Dual inline memory module) / RAMsticks.

Organisation


System memory / RAM is organised as collection of ranks.

Each rank have banks which are collection of DRAM cells per bit.

DRAM refreshes


DRAM circuits use capacitors which lose their charge over time. (See the cache memory realm). So RAMs have to refresh their DRAM cells periodically.

As for DDR4, refreshing is rank-level which means the other banks in the same rank become inaccessible. DDR5 comes with **same-bank refresh** feature which allows a more fine-grained bank-level refresh. Therefore it can offer a higher throughput.



MULTICORE REALM

TOPOLOGICAL OVERVIEW - INTEL CPUS



Note that uncore in an Intel-only term.

Exception of E-cores : An exception to the above diagram is Intel's recent E-cores. E-cores are meant for power efficiency and paired with less resources. For ex: Alder Lake CPUs. E-cores also share L2 cache.

Reference : <https://www.anandtech.com/show/16959/intel-innovation-alder-lake-november-4th>


TOPOLOGICAL OVERVIEW - AMD CPUS

Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key difference is CXX.

AMD CPUs are designed as group of 4 cores which is called as CXX (Core complex) by AMD. And there is one LLC per each CXX/quad core.

So practically the max number of cores competing for the LLC (without simultaneous multithreading) is 4 in recent AMD CPUs :

An example 8 core CPU with 2 CXXs :



AMD CXX structure : There will be multiple LLCs for each group of 4 cores

Reference : https://en.wikichip.org/wiki/skylake_server intel/microarchitecture/zen/CPU_Complex_2RCXX_29

COHERENCY

CACHE COHERENCY : PROTOCOLS

As LLC is typically shared by multiple cores, however coherence protocols are needed to avoid data hazards. Intel CPUs use MESI and AMD CPUs use MOESI, however both heavily depend on MESI protocol. There are 4 states for a cache line in MESI protocol :

Modified - cache line is present only in the current cache and has been modified from its value in system memory

Exclusive - cache line is present only in the current cache and matches its value in system memory

Shared - cache line is present here and in other cache lines and matches its value in system memory

Invalid - cache line is unused

Allowed state transitions in MESI protocol :

As for state transition costs, M and E states are the cheapest ones as they don't involve cross cache communication. Therefore it is useful to keep data in those states as long as possible. That can be achieved by using cached variables wherever it is applicable.

Intel MESI : https://en.wikichip.org/wiki/skylake_server intel/microarchitecture/skylake_server/MESI_protocol

AMD MOESI : https://en.wikichip.org/wiki/skylake_server intel/microarchitecture/skylake_server/MOESI_protocol

CACHE COHERENCY : FALSE SHARING & CACHE PING-PONGING

If Core 1 updates "var1" variable, that will be touching that shared cache line.

That change will then need to be propagated to all other cores by the cache coherency protocol, even though other cores are not using that variable. That situation is called **cache false sharing**.

If those happen in higher rates and if cache lines transferred between cores rapidly, that situation is called as **cache ping-pong**.

VIRTUAL MEMORY PAGE TABLE COHERENCY : TLB SHOOTDOwnS

Whenever a page table entry is modified by any of the cores, that particular TLB entry is invalidated in all cores via IPIs. This one is not done by hardware but initiated by operating system.

IPI : Interprocessor interrupt

1. One of the cores modifies a table entry

2. IPI is sent to all other cores

3. All cores flush their TLBs

4. All cores reload their TLBs from the system memory

5. All cores resume execution

Reference for image : It is taken from Intel architect Ahmad Yasin's [presentation](https://en.wikichip.org/wiki/skylake_server).

MEMORY REORDERINGS & SYNCRONISATION

MEMORY REORDERINGS

The term memory ordering refers to the order in which the processor issues reads (loads) and writes (stores). Based on [Intel Software Developer's Manual Volume3](https://en.wikichip.org/wiki/skylake_server) 4.2.3.4, there is only one kind of memory reordering that can happen. Loads can be reordered with earlier stores if they use different memory locations. That reordering will not happen if they use the same address :