
LAST UPDATE DATE: 12 OCT 2024 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet

AUTHOR: AKIN OCAL akin\_ocal@hotmail.com



AMD pipelines: The main difference in AMD architectures is that there are parallel pipelines for integers

https://en.wikipedia.org/wiki/Load-Hit-Store

methods : Elan Ruskin's article

Based on: Skylake server on en.wikichip.org

and floating points: AMD Zen2 pipeline diagram on en.wikichip.org

tool UICA and they represent parallel execution through cycles. Q Added to IDQ I Issued Rows are multiple instructions being executed at the same time. Ready for dispatcl Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput. You can measure IPC with perf: https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions in UICA diagrams are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. **CONTENTION FOR EXECUTION PORTS IN THE PIPELINE** In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference: Denis Bakhvalov's article INSTRUCTION STALLS DUE TO DATA DEPENDENCY

In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register

and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

PIPELINE PARALLELISM & PERFORMANCE

Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis

RDTSCP INSTRUCTION FOR MEASUREMENTS TSC ( time stamp counter ) is a special register that counts CPU cycles. RDTSCP can be used to read the TSC value which then can be used for measurements. It can also avoid out-of-order execution effects to a degree : It does wait until all previous instructions have executed and all previous loads are globally visible. (From Intel Software Developer's Manual Volume2 4.3, April 2022) Intel's How to benchmark code execution times whitepaper has details of using RDTSCP instruction. AMD Programmers Manual Vol3 states: RDTSCP forces all older instructions to retire before reading the timestamp counter **ESTIMATING INSTRUCTION LATENCIES** You can use Agner Fog's Instruction tables to find out instructions' reciprocal throughputs (clock cycle per instruction). As an example, reciprocal throughput of instruction RDTSCP is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ ( highest frequency on Skylake) is 0.22 nanoseconds -> 32\*0.22=7.04 nanoseconds So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared. Reference : Agner Fog`s microarchitecture book has "multithreading" sections for each of Intel and AMD microarchitectures Regarding using it, if your app is data-intensive, halved caches won't help. Therefore it can be disabled it via BIOS settings.In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. **DYNAMIC FREQUENCIES** Modern CPUs employ dynamic frequency scaling which Max level ← P0 means there is a min and a max frequency per CPU C0 - Normal execution ← → Pn ACPI : ACPI defines multiple power states and modern CPUs implement those. P-State's are for performance and C states are for energy efficiency. In order to switch Intel has <u>various tunability options</u> and the most well to Pstates, C-state known is TurboBoost. On AMD side there is <u>Turbocore</u>. has to be brought to C0 level You can use those to maximise the CPU usage.

Number of active cores & SIMD AVX2/512 on Intel CPUs: Intel's power management policies are complex.

See the arithmetic and the multicore realms as number of active cores and some of AVX2/512 extensions also

Varying max clock speeds on AMD CPUs: Some AMD CPUs` cores have slightly varying max frequencies.

Therefore AMD CPUs have "preferred core" concept. Reference : AMD's GDC22 presentation page 19

**LOAD STORE** REALM

**LOAD & STORE BUFFERS** Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the Reference: https://en.wikipedia.org/wiki/Memory\_disambiguation

STORE-TO-LOAD FORWARDING Using buffers for stores and loads to support out of order execution leads to a data syncronisation issue. That issue is described in en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.

mov [eax],ecx; STORE, Write the value of ECX register to the memory address which is stored in EAX register mov ecx,[eax]; LOAD, Read the value from that memory address ; ( which was just used) and write it to ECX register

Reference : <u>Intel Optimisation Manual</u> 3.4.1.1

And whenever a branch is not taken it goes

An example store and load sequence :

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory

There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER successful forwarding, the steps 2 and 3 ( a roundtrip to the cache ) will be bypassed. L1 CACHE

What would happen without forwarding?: In the past, game consoles PlayStation3 and Xbox360 had PowerPC based processors which used inorder-execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using restrict keyword and other

The conditions for a successful forwarding and latency penalties in case of

no-forwarding can be found in Agner Fog`s microarchitecture book.

**ARITHMETIC REALM** 

Reference: Denis Bakhvalov's article

ARITHMETIC INSTRUCTION LATENCIES You can see a set of arithmetic opertions from fast to slow below. The clock cycles are based on Agner Fog's Instruction tables & Skylake architecture on 64 bit registers. Bitwise operations, integer add/sub: 0.25 to 1 clock cycle

**FLOATING POINTS** X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 1234.5678 FP number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualiser mantissa - 23 bits

A floating point's value is calculated as: ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers. As floating points are approximations, float GetInverseOfDiff(float a, float b) denormal numbers are needed to avoid an undesired case of : a!=b but a-b=0 return 1.0f / (a - b); Without denormals the code to the right return 0.0f; would invoke a divide-by-zero exception. Reference : Bruce Dawson's article

Based on Agner Fog`s microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

**X86 EXTENSIONS X86 EXTENSIONS: SIMD DETAILS** The most recent SIMD instruction sets for Intel CPUs are : x86 extensions are specialised instructions. They have various categories from <u>cryptography</u> to <u>neural network operations</u>. AVX : Up to 256 bits AVX2 : Up to 256 bits Intel Intrinsics Guide is a good page to explore those extensions. AVX512 : Up to 512 bits SSE (Streaming SIMD Extensions) is one of the most important ones that provides Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports micro-parallelism. <u>SIMD</u> stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go As for programming, there are also wider data types. The data type diagrams below are for 128 bit operations: + + + \_\_m128 , 4 x 32 bit floating points Float Float Float Double = = = = \_\_m128d , 2 x 64 bit doubles \_\_m128i , 4 x 32 bit ints

may affect the frequency while in Turboboost.

In the example above, an array 4 integers (i1 to i4) are added to another array of

operations are executed by a single instruction.

integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add

They play key role in compilers' vectorisation optimisations: GCC auto vectorisation


Note that as SIMD instructions require more power, therefore usage of some AVX2/512 extensions may introduce downclocking. They should be benchmarked For details : Daniel Lemire`s article

int

int

long long

# **BRANCH PREDICTION** REALM



CONDITIONAL MOVE INSTRUCTIONS Conditional move instructions ( for ex: CMOV ) compute the conditions for some additional time. However they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate

**BP METHODS: 2-LEVEL ADAPTIVE BRANCH PREDICTION** Saturating counter as a building block A 2-bit saturating counter can store 4 strength states. Whenever a branch is taken it goes stronger.

2 level adaptive predictor In this method, the pattern history table keeps 2<sup>n</sup> rows and each row will have a saturating counter. A branch history register which has the history of last n occurences, will be used to choose which row will be used from the pattern history table. Reference : Agner Fog`s microarchitecture book 3.1.

**BP METHODS: AMD PERCEPTRONS** A <u>perceptron</u> is basically the simplest form of machine learning. It can be considered as a linear array of Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his microarchitecture book 3.12. For details of perceptron based branch prediction: <u>Dynamic Branch Prediction with Perceptrons by Daniel</u> The output Y (in this case whether a branch Jimenez and Calvin Lin taken or not ) is calculated by dot product of the weight vector and the input vector.

#### INTEL LSD ( LOOP STREAM DETECTOR )

Intel LSD will detect a loop and stop fetching instructions to improve the frontend bandwidth. Several conditions mentioned in <a href="Intel Optimisation Manual">Intel Optimisation Manual</a> 3.4.2.4: • Loop body size up to 60 μops, with up to 15 taken branches, and up to 15 64-byte fetch lines. No CALL or RET. • No mismatched stack operations (e.g., more PUSH than POP). • More than ~20 iterations.

Note that LSD is disabled on Skylake Server CPUs. Reference : https://en.wikichip.org/wiki/intel/microarchitectures/skylake\_(server)#Front-end DISABLING SPECULATIVE EXECUTION PATCHES


You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if that is doable in your system. Those patches are not only microcode updates but they also need OS support. Kernel.org documentation: <a href="https://www.kernel.org/doc/html/latest/admin-guide/kernel-">https://www.kernel.org/doc/html/latest/admin-guide/kernel-</a> Red Hat Enterprise documentation: <a href="https://access.redhat.com/articles/3311301">https://access.redhat.com/articles/3311301</a>

Spectre paper : <a href="https://spectreattack.com/spectre.pdf">https://spectreattack.com/spectre.pdf</a> **ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY?** 

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with

sequences of branch instructions Intel Xeon Gold 6262 -> roughly 4K AMD EPYC 7713 -> roughly 3K Reference: Marek Majkovski's article on Cloudflare blog

Meltdown paper : https://meltdownattack.com/meltdown.pdf



CACHE **MEMORY** REALM

**CACHE ORGANISATION** Caches are organised in multiple levels. As you go upper in that Load & Store hierarchy , the capacity increases. Therefore **LLC** term used to L1 Data L1 Instruction indicate the last level of cache. Cache Cache 3 level data caches are currently the most common ones. Intel Broadwell architecture had 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level of caches. LLC : Last level cache Cache line size is the unit of data transfer between the cache and the system memory. It is typically 64 bytes. And the caches System memory are organised according to the cache line size. There is also instruction cache (iCache) which stores program instructions rather than data to improve throughput of CPU frontend. In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds. HARDWARE AND SOFTWARE PREFETCHING

Hardware prefetchers detect patterns like streams ( Ex: accessing to contiguous array members ) and strides (Ex: accessing specific members in arrays of structs ) and prefetch data and instruction to cache lines automatically. Developers can also use instruction \_mm\_prefetch Stride +2 Stride -3 9 8 7 6 5 4 3 2 to prefetch data explicitly for cases when hardware can't predict. That is called as software prefetching. Reference for image: It is taken from AMD's GDC22 presentation page44

due to a new level of indirection.

#### N-WAY SET ASSOCIATIVITY

\_m128l , 2 x 64 bit long longs

Why: Cache capacities are much smaller than the system memory. Moreover, software can use various regions of their address space. So if there was one to one mapping of a fully sequential memory that would lead to cache misses most of the time. Therefore there is a need for efficient mapping between the cache memory and the system memory. How: In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache blocks. The mapping information is stored in bits of addresses which has 3 parts:

> OFFSET SET used to determine used to determine the actual bytes identifier per cache block the set in a cache in the target cache block

Get tag, set and offset from the address For each block in the current set ( which we have just found out ) if tag of the current block equals to tag ( which we just have found out ) read and return data using offset , it is a cache hit If there was no matching tag, it is a cache miss

The pseudocode below shows steps for searching a single byte in the cache memory :


BYPASSING THE CACHE: NON-TEMPORAL STORES & WRITE-COMBINING

The level of associativity (the number of ways) is a trade off between the search time and the amount of system memory we can


Temporal data is data that will be accessed in a short period of time. The term non-temporal data indicates that data will not be accessed any soon. ( cold data ). If the amount of non-temporal data is excessive in the cache, that is called as cache pollution. Non-temporal store instructions are introduced for this problem and they store data directly to the system memory by bypassing the cache. Write combining buffers are used with non-temporal stores. CPU will try to fill a whole cache line ( typically 64byte) before committing to the system memory and only will send to the system memory when that buffer is filled. That is for reducing the load on the bus between the CPU and the system memory.


Modern NICs come with a DMA (Direct Memory Access) engine and can transfer data directly to drivers' ring buffers which reside on the system memory. DMA mechanism doesn't require CPU involvement. Though mechanism initiated by CPU , therefore CPU


support needed. DCA bypasses the system memory and can transfer to directly LLC of CPUs that support this feature. Intel refers to their technology as DDIO ( Direct I/O ). Reference : <u>Intel documentation</u>





# VIRTUAL MEMORY REALM











collection of ranks.


**DDR RAMs** 

DDR RAMs are the most common commodity hardware as system memory.

They are found in forms of DIMMs ( Dual

inline memory module ) / RAMSticks.

System memory / RAM is organised as



### MULTICORE REALM

### **TOPOLOGIES**




Diagram above aims to show resource per core and shared resources. Note that uncore in an Intelonly term to refer to CPU functionality which are not per core.

Hybrid topologies: An exception to the above diagram is Intel's recent E-cores. E-cores are meant for power efficiency and paired with less resources. For ex: Alder Lake CPUs` E-cores also share L2  $\textbf{Reference}: \underline{\text{https://www.anandtech.com/show/16959/intel-innovation-alder-lake-november-4th}$ 

**TOPOLOGICAL OVERVIEW - AMD CPUS** Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key difference is CCXs. AMD CPUs are designed as group of 4 cores which is called as CCX ( Core complex ) , and there is one LLC per each CCX/quad core. Practically the maximum number of cores competing for the LLC ( without simultanenous multithreading ) is 4 in recent AMD CPUs. An example 8 core CPU with 2 CCXs:

CPU


CORE 2 | CORE 5


CORE 6

CORE 4 | CORE 7 CORE 8 Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU\_Complex\_.28CCX.29 Hybrid topologies: The first hybrid AMD CPUs are Phoenix2 ones which have Zen4 and Zen4c cores. Unlike Intel, the segregation is not about performance vs energy but about optimising die space as "c" ones are smaller in physical size with lower cache size and frequencies. Reference: https://www.tomshardware.com/news/amd-phoenix-2-review-evaluates-zen-4-zen-4c-

### COHERENCY

**CACHE COHERENCY: PROTOCOLS** 





VIRTUAL MEMORY PAGE TABLE COHERENCY: TLB SHOOTDOWNS Whenever a page table entry is modified by any of the cores, that particular TLB entry is invalidated in all cores via IPIs. This one is not done by hardware but initiated by operating system. IPI: Interprocessor interrupt, you can take "processor" as core in this context. One of the cores modifies a table entry PAGE TABLE ON SYSTEM

TLB

TLB

that situation is called as cache ping-pong.

MEMORY

# **MEMORY REORDERINGS & SYNCRONISATION**

**MEMORY REORDERINGS** The term memory ordering refers to the order in which the processor issues reads (loads) and writes (stores) . Based on Intel Software Developer's Manual Volume3 8.2.3.4 , there is only one kind of memory reordering that can happen. Loads can be reordered with earlier stores if they use different memory locations. That reordering will not happen if they use the same address: CORE2 ; x and y initially 0 ; x and y initially 0

mov [x], 1; STORE TO X mov [y], 1; STORE TO Y mov [result1], y; LOAD FROM Y mov [result2], x; LOAD FROM X In case of reordering, result1 and result2 above can both end up as zero in both cores. Note that, apart from CPUs , also compilers can do memory reordering : <u>Jeff</u> Preshing's article: Memory Ordering at Compile Time

Reorderings can be avoided by using serialising instructions such as SFENCE, LFENCE, and MFENCE : Intel Software Developer's Manual Volume3 8.3 defines them as : These instructions force the processor to complete all modifications to flags, registers, and memory by previous instructions and to drain all buffered writes to memory before the next instruction is fetched and There is also bus locking "LOCK" prefix ( Intel Software Developer's Manual Volume3 8.1.2 ) which can be used as well to avoid reorderings

**INSTRUCTIONS TO AVOID REORDERINGS** 

An atomic operation means that there will be no other operations going on during the execution. From point of execution, an atomic operation is indivisible and nothing can affect its execution The most common type of atomic operations are RMW (read-modify-write) operations. ATOMIC OPERATIONS & SPLIT LOCKS If an atomic instruction is used for a memory range which is split to multiple cache lines, that will lead to

**ATOMIC OPERATIONS** 

locking the whole memory bus, instead of just the cache line. Reference: Detecting and handling split locks (in Linux kernel) on lwn.net ATOMIC RMW OPERATIONS: COMPARE-AND-SWAP CAS instruction ( CMPXCHG ) reads values of 2 operands. It then compares them and if they are equal , it swaps values. All the operations are atomic / uninterruptible. It can be used to implement lock free data

structures.

ATOMIC RMW OPERATIONS: TEST-AND-SET <u>Test-and-set</u> (XCHG) is an atomic operation which writes to a target memory and returns its old value. It is typically used to implement spin locks. **PAUSE INSTRUCTIONS** Busy spinning applications (ex: user space spin locks) can degrade hyperthreading efficiency. There are

Note that the latency for PAUSE instruction on Skylake clients is an order of magnitude slower than other

several pause instructions ( PAUSE/ TPAUSE/UMWAIT/UMMONITOR) to help that.

architectures : Intel Optimisation Manual 2.5.4

TRANSACTIONAL MEMORY Transactional memory areas are programmer specified critical sections. Reads and writes in those areas are done atomically. ( Intel Optimization Manual section 16 ) However due to another hardware security issue, Intel disabled them from Skylake to Coffee Lake CPUs: https://www.theregister.com/2021/06/29/intel\_tsx\_disabled AMD equivalent is called as "Advanced Syncronisation Facility". According to Wikipedia article, there are no AMD processors using it yet.

### LIMITING CONTENTION BETWEEN CORES

DISABLING UNUSED CORES TO MAXIMISE FREQUENCY (INTEL) Number of active cores may introduce downclocking : Wikichip article Therefore disabling unused cores may improve frequency for perf-critical cores, depending on your CPU. You shall refer to your CPU's frequency table : An example frequency table : Wikichip XeonGold5120 article

**ALLOCATING A PARTITION OF LLC (SERVER CLASS CPUS)** You can allocate a partition of the shared CPU last level cache for your performance sensitive application to avoid evictions on Intel CPUs that support *CAT* feature. CAT : Cache allocation tech , reference : Intel CAT page **CDP** (Code and data prioritisation) allows developers to allocate LLC on

code basis : Intel`s CDP page on supported CPUs. CORE 1 CORE 2 CRITICAL CORE LLC cache lines shared by non LLC cache lines dedicated performance critical cores to only one core

On AMD side, QOS Extensions were introduced starting from Zen2. Corresponding technologies are called as "Cache allocation enforcement" and "Code and data prioritisation": https://kib.kiev.ua/x86docs/AMD/MISC/56375\_1.00\_PUB.pdf MEMORY BANDWIDTH THROTTLING (SERVER CLASS CPUS) You can throttle memory bandwidth per CPU core on Intel CPUs that support MBA.


Each core can be throttled with their request rate controller units.

CONTROLER

**MBA**: Memory bandwidth allocation, reference: Intel MBA page For AMD equivalent, QOS Extensions were introduced starting from Zen2: https://www.amd.com/system/files/TechDocs/56375 1.03 PUB.pdf CORE 1 CORE N PROGRAMMABLE PROGRAMMABLE REQUEST RATE REQUEST RATE

SHARED INTERCONNECT

WHICH CONNECTS MULTIPLE CORES




However with 4-way interleaving, those addresses will be 0 and 4 and so on.

Therefore a 4-byte sequential read will be distributed to multiple banks.


CONTROLER


#### **MULTICPU REALM** (SERVER CLASS CPUS) SMP (Symmetric multiprocessing) SYSTEM MEMORY ( RAM ) All CPUs use a single bus to access the same system memory. CPUs may slow down each other as there may be a BUS contention for access to the banks. CPU 1 ---CPU N System memory split per CPU NUMA ( Non uniform memory access ) The system memory is organised as nodes Node for and each node is meant to be accessed by CPU N only one CPU, therefore memory access is split. So CPUs don't compete with each other. BUS CPU 1 CPU N . . . Cross NUMA accesses A CPU can access to its local memory faster. Memory node However that also means that a cross-access will be slower. It is typically displayed with a 67.5 125.2 table of distances between nodes. 126.5 68.5 The side screenshot is from Intel's memory latency checker. Notice that cross acceses are Reference for image: two times slower than local accesses. Intel's page for memory latency checker Intel Sub NUMA Cluster mode ( starting from Skylake , formerly COD ) Intel's SNC splits LLC into disjoint clusters based on address range. You can bind each cluster to a set of memory controllers. Scalable NUMA-aware apps can benefit from this extra LLC & MC based resource-partitioning. The <u>Istopo</u> image below is from a 2 Intel Xeon CPU system, each with 28 cores. (Since hyperthreading is enabled it displays 112 cores instead of 56) That configuration gives 2 more NUMA nodes which means further scalability to benefit from



#### AMD NUMA nodes per socket: It is the equivalent of SNC for AMD CPUs. Reference : Dell article about AMD NUMA nodes per socket feature

<u>performance</u>





Intel CPUs` performance monitoring counters.

Intel's Top Down analysis is hierarchical organisation

