

MICROARCHITECTURE CHEAT SHEET

X86 CPUs & Performance




Photo of a quad-core CPU. Copyright of Intel


LAST UPDATE DATE : 03 JAN 2023

FOR LATEST VERSION: [www.github.com/akhinimicroarchitecture-chaat-sheet](https://github.com/akhinimicroarchitecture-chaat-sheet)

AUTHOR: AKIN OCAL akin.ocai@hotmail.com

PIPELINE REALM : INSIDE AN INDIVIDUAL CORE

A SIMPLIFIED OVERVIEW (BASED ON INTEL SKYLAKE)



Based on: [Skylake server on en.wikipedia.org](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

AMD pipelines : The main difference in AMD architectures is that there are parallel pipelines for integers and floating points. [AMD Zen2 pipeline diagram on wikipedia.org](https://www.amd.com/en/techblog/2017/07/20/amd-zen2-pipeline-diagram-on-wikipedia.org)

Speculative execution
See the branch prediction realm for branch predictor, BTB and LSD.

UOPS/MicroOps
CISC instructions are split into smaller RISC instructions called as uops for more throughput.

Microfusion
Memory write and read-modify ops are combined into a single uop for better throughput.

Out of order execution
This is done at the backend to improve the throughput.

Super scalar execution
Multiple uops executed in parallel.

Arithmetic operations
See the arithmetic realm.

Caches
See the cache memory realm.

LBs
See the virtual memory realm.

Load Store buffers
See the load-store realm.

PIPELINE PARALLELISM & PERFORMANCE

Pipeline diagrams : The diagrams below in the following topics are outputs from an online microarchitecture analysis tool [Pipeline Parallelism](https://www.pipeline-parallelism.com/).

Rows are multiple instructions being executed at the same time.


Columns display how instruction state changes through cycles.

IPC : As for pipeline performance, typically IPC is used. It stands for "Instructions per cycle". A higher IPC value usually means a better throughput.

You can measure IPC with perf : <https://perf.wiki.kernel.org/en/tech/IPC>

Rate of retired instructions : Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/fetched as they were wrongly speculated. On the other hand executed instructions are the ones which were fetched. Therefore a high rate of retired instructions indicates low branch prediction rate.

CONTENT FOR EXECUTION PORTS IN THE PIPELINE




In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction.

Also notice that there is longer time between (Executed) and (Retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order.

Reference : [Dmitry Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

INSTRUCTION STALLS DUE TO DATA DEPENDENCY



In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

Reference : [Dmitry Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

LOAD STORE REALM

LOAD & STORE BUFFERS

Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the cache memory.

Reference : https://en.wikipedia.org/wiki/Memory_disambiguation

STORE-TO-LOAD FORWARDING

Using buffers for stores and loads to support out of order execution leads to a data synchronization issue. This issue is described in en.wikipedia.org/wiki/Memory_disambiguation Store-to-load forwarding. As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.


An example store and load sequence :

```
mov [eax], ecx ; STORE. Write the value of ECX register to the memory address which is stored in EAX register
mov ecx, [eax] ; LOAD. Read the value from that memory address (which was just used) and write it to ECX register
```

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE

Based on [Intel Optimization Manual 3.6.4](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory.

https://en.wikipedia.org/wiki/Store-to-load_forwarding



There are several conditions for the forwarding to happen. In case of a successful forwarding, the steps 2 and 3 (a round trip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of non-forwarding can be found in Agner Fog's [microarchitecture book](https://www.agner-fog.com/microarchitecture-book).

What would happen without forwarding? : In the past, game consoles PlayStation3 and Xbox360 had PowerPC based processors which used in-order execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using `volatile` keyword and other methods : [Evan Rushton's article](https://en.cppreference.com/w/cpp/keyword/volatile)

ARITHMETIC REALM

ARITHMETIC INSTRUCTION LATENCIES

You can see a set of arithmetic operations from fast to slow below.


The clock cycles are based on Agner Fog's [Instruction tables](https://www.agner-fog.com/microarchitecture-book) & Skylake architecture on 64 bit registers.

Bitwise operations : Integer arithmetic : 0.25 to 1 clock cycle
Integer division : 24-30 clock cycles

Integer division : 24-30 clock cycles

FLOATING POINTS

X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 1234.5678 FP number. Used <https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org> as visualiser.



A floating point value is calculated as : $mantissa \times 2^{exponent}$

IEEE754 also defines **denormal numbers**. They are very small / near zero numbers.

As floating points are approximations, denormal numbers are needed to avoid an underflow case of zero, but a zero without denormal numbers would be a divide-by-zero exception.

Based on Agner Fog's [microarchitecture book](https://www.agner-fog.com/microarchitecture-book), Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs.

As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

X86 EXTENSIONS

X86 extensions are specialised instructions. They have various categories from [microprocessor](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) to [signal network operations](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org).

[Intel Instruction Guide](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) is a good page to explore those extensions.

SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go.

In the example above, an array of 4 integers (11 to 44) are added to another array of integers (1 to 44). The result is also an array of 44 integers. 4 add operations are executed by a single instruction.

They play key role in complex vectorisation optimisations : [GCC auto vectorisation](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

Apart from arithmetic operations, they can be useful for string operations as well : Daniel Lemire's SIMD based JSON parser : <https://daniellemire.com/blog/2019/06/06/simd-based-json-parser/>


X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets for Intel CPUs are :

AVX : Up to 256 bits
AVX2 : Up to 256 bits
AVX-512 : Up to 512 bits

Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports AVX-512.

As for programming, there are also data type details. The data type diagrams below are for 128 bit operations.



Note that as SIMD instructions require more power, therefore usage of some AVX/AVX2 extensions may introduce slowdowns. They should be benchmarked. For details : [Daniel Lemire's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

BRANCH PREDICTION REALM

BRANCH PREDICTION BASICS

Why : CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as possible.

Gain if predicted correctly : If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance.

Penalty in case of misprediction : If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline.

What are branch instructions? : Unconditional ones (jmp), conditional ones (eg: jne), call/ret.

How : There are auxiliary hardware buffers.

Branch target buffer stores target addresses (instruction pointers) of branches. AMD uses multiple levels of BTBs: L1 BTB, L2 BTB etc.

Pattern history tables track the history of results (whether it was taken or not) per branch.

A hypothetical pattern history table :
T: taken, NT: not taken

branch 1 2 3 4
T T T NT T
branch 0 T NT NT NT

CMOV (Conditional move) instruction also computes the conditions for some additional time. Therefore they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate branches.

Reference : [Intel Optimization Manual 3.4.1.1](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

BP METHODS : 2-LEVEL ADAPTIVE BRANCH PREDICTION

Saturating counter as a building block
Because cumulative memory requirement of multiple processes in an OS can be more than the system capacity.

Wherever a branch is taken it goes stronger.

And whenever a branch is not taken it goes weaker.

2 level adaptive predictor

In this method, the pattern history table keeps 2nd rows and each row will have a saturating counter.

A branch register history which has the history of last n occurrences, will be used to choose which row will be used from the pattern history table.

Reference : Agner Fog's [microarchitecture book 3.1](https://www.agner-fog.com/microarchitecture-book).

BP METHODS : AMD PERCEPTIONS

A **perception** is basically the simplest form of machine learning. It can be considered as a linear array of weights.

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his [microarchitecture book 3.1.2](https://www.agner-fog.com/microarchitecture-book).

For details of perception based branch prediction: [Dynamic Branch Prediction with Perceptions by Daniel Jimenez and Gavin Liu](https://www.agner-fog.com/microarchitecture-book)

The output Y in the case whether a branch taken or not is calculated by the dot product of the weight vector and the input vector.

Intel LSD (LOOP STREAM DETECTOR)

Intel LSD will detect a loop and stop fetching instructions to improve the frontend bandwidth. Several conditions mentioned in [Intel Optimization Manual 3.4.2.4](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org).

- Loop body size up to 60 uops, with up to 15 taken branches, and up to 15 64-byte fetch lines.

- No CALL or RET.

- No mismatched stack operations (e.g. more PUSH than POP).

- More than ~20 iterations.

Note that LSD is disabled on Skylake Server CPUs. Reference : <https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org>

DISABLING SPECULATIVE EXECUTION PATCHES

You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if that is doable in your system. Those patches are not only microcode updates but they also need OS support.

Kernel on documentation : <https://www.kernel.org/doc/Documentation/bugzilla-guidelines.txt>

Red Hat Enterprise documentation : <https://access.redhat.com/articles/1311001>

Meltdown paper : <https://www.meltdownattack.com/meltdown.pdf>

Spectre paper : <https://www.spectreattack.com/spectre.pdf>

ESTIMATED LIMITS : HOW MANY IFs ARE TOO MANY ?

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with sequences of branch instructions.

Intel Xeon Gold 6220 -> roughly 4K
AMD EPYC 7103 -> roughly 3K

Reference : [Marek Makowski's article on Cloudflare blog](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

CACHE MEMORY REALM

CACHE MEMORY VS SYSTEM MEMORY

System memory is made of DRAM cells. Cache memory on the other hand are made of SRAM cells which are much faster than DRAM. But also they are more expensive.

DRAM used in system memories

Access time : 50-150 nanoseconds due to capacitor charge/discharge times and other steps.

Cost : Cheaper in the price due to 6 transistors components

Reference : Intel Drispper's [What every programmer should know about memory](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

CACHE ORGANISATION

Caches are organised in multiple levels. As you go up in that hierarchy, the capacity increases. Therefore L3 cache is used to indicate the level of cache.

3 level data caches are currently the most common ones. Intel [Intel Architecture](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) has 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level of caches.

Cache line size is the unit of data transfer between the cache and the system memory. It is typically 64 bytes. And the caches are organised according to the cache line size.

There is also **instruction cache** (Cache) which stores program instructions rather than data to improve throughput of CPU kernel.

In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.

HARDWARE AND SOFTWARE PREFETCHING

Hardware prefetchers detect patterns like **streams** (Ex: accessing to contiguous array members) and **strides** (Ex: accessing specific members in arrays of structs) and prefetch data and instruction to cache lines automatically.

Developers can also use instruction `__no_prefetch` to prevent data prefetch for cases when hardware can't predict that. That is called as software prefetching.

Reference for image : It is taken from [AMD's GDC22 presentation page44](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

SYSTEM MEMORY REALM

DOR RAMs

DOR RAMs are the most common commodity hardware as system memory.

They are found in forms of DIMMs (Dual inline memory modules) / RAM sticks.

Organisation


System memory / RAM is organised as collection of ranks.

Each rank have banks which are collection of DRAM cells per bit.

DRAM refreshes

DRAM circuits use capacitors which lose their charge over time. (See the cache memory realm) So RAMs have to refresh their DRAM cells periodically.

As for DORA, refreshing is rank-level which means the other banks in the same rank become inaccessible. DORs comes with [snoop-bank-refresh](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) feature which allows a more fine-grained bank-level refresh. Therefore it can offer a higher throughput.



A DRAM. Click for image source



DRAM refresh granularity

DORs refresh granularity

MULTICORE REALM

TOPOLOGIES

TOPOLOGICAL OVERVIEW - INTEL CPUs




Diagram above aims to show resource per core and shared resources. Note that uncine in an Intel-only term refers to CPU functionality which are not per core.

Exception of E-cores : An exception to the above diagram is Intel's recent E-cores. E-cores are meant for power efficiency and paired with less resources. For ex: Alder Lake CPUs E-cores also share L2 cache.


Reference : <https://www.anandtech.com/show/16059/intel-innovation-alder-lake-november-4th>

TOPOLOGICAL OVERVIEW - AMD CPUs

Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key difference is CCKs.

AMD CPUs are designed as group of 4 cores which is called as CCK (Core complex), and there is one LLC per each CCK/quad core.

Practically the maximum number of cores competing for the LLC (without simultaneous multithreading) is 4 in recent AMD CPUs. An example 8-core CPU with 2 CCKs :



Reference : https://en.wikipedia.org/wiki/AMD_microarchitectures/Zen/CPU_Complex_28CCX_29

COHERENCY

CACHE COHERENCY : PROTOCOLS

Cache coherency protocols are needed to avoid data hazards. Intel CPUs use MESI and AMD CPUs use MOESI, however both heavily depend on [MESI](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) protocol.

There are 4 states for a CPU cache line in MESI protocol, which are M for modified, E for exclusive, S for shared and I for invalid. The 3 diagrams to the right are illustrating the simplest cases for all 4 states.

Intel's MESI on Wikipedia

AMD's MOESI on Wikipedia

State transition can trigger cache coherency protocol across multiple cores. Variables can be cached to avoid cache coherency traffic whenever applicable.

Enk Rigby's article: [Optimising a loop buffer for throughput](https://en.wikipedia.org/wiki/Cache_coherency)

CACHE COHERENCY : FALSE SHARING AND CACHE PING-PONGING

In the diagram to the right, if Core1 changes its var1, that change will need to be propagated to all other cores by the cache coherency protocol. That will lead to invalidation of cache areas associated with the shared cache line across all cores, even though it is used by only one core.

That situation is called **false sharing**.

If those happen in higher rates and if cache lines from system memory transferred between cores rapidly, that situation is called as **cache ping-pong**.

Whenever a page table entry is modified by any of the cores, that particular TLB entry is invalidated in all cores via IPis. This one is not done by hardware but initiated by operating system.

IPi : Interprocessor interrupt, you can take "processor" as core in this context.

VIRTUAL MEMORY PAGE TABLE COHERENCY : TLB SHOOTDOWNS

Whenever a page table entry is modified by any of the cores, that particular TLB entry is invalidated in all cores via IPis. This one is not done by hardware but initiated by operating system.

IPi : Interprocessor interrupt, you can take "processor" as core in this context.

PAUSE INSTRUCTIONS

Busy spinning instructions (ex: PAUSE/Pause/Wait/Wait/Wait/Wait) can degrade hyperthreading efficiency. There are several pause instructions (PAUSE/Pause/Wait/Wait/Wait/Wait) to help that.

Note that the latency for PAUSE instruction on Skylake clients is an order of magnitude slower than other architectures : [Intel Architecture](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

AMD equivalent is called as "Advanced Synchronisation Facility". According to [Wikipedia article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), there are no AMD processors using it yet.

MEMORY REORDERINGS & SYNCHRONISATION

MEMORY REORDERINGS

The term memory ordering refers to the order in which the processor issues reads (loads) and writes (stores). Based on [Intel Software Developer's Manual Volume 3](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) 8.2.3.4, there is only one kind of memory reordering that can happen. Loads can be reordered with earlier stores if they use different memory locations. That reordering will happen if they use the same address.

As an example frequency table : [Wikipedia article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

ALLOCATING A PARTITION OF LLC (SERVER CLASS CPUs)

You can allocate a partition of the shared CPU last level cache for your performance sensitive application to avoid evictions on Intel CPUs that support CAT feature.

CAT : Cache allocation tech. - reference : [Intel CAT page](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

CDP : Code and data prioritisation) allows developers to allocate LLC on code basis : [Intel CDP page](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) on supported CPUs.

INSTRUCTIONS TO AVOID REORDERINGS</