
X86 CPUs & Performance




and notice that the second instruction gets executed after the first one.

Reference: Denis Bakhvalov's article


LAST UPDATE DATE: 19 OCT 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet AUTHOR: AKIN OCAL akin ocal@hotmail.com




INSIDE **INDIVIDUAL** CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool <u>UICA</u> and they represent parallel execution through cycles. Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states in UICA diagrams Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE





In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register

RDTSCP INSTRUCTION FOR MEASUREMENTS RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU. TSC: timestamp counter You can use CPUID and RDTSC combination in older systems that don't support RDTSCP. **ESTIMATING INSTRUCTION LATENCIES** Based on Agner Fog`s <u>Instruction tables</u>, RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Based on Intel Software Developer's Manual Volume3, it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's microarchitecture book. For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. Note: Its generic name is simultaneous multithreading. Hyperthreading name used by only Intel. DYNAMIC CLOCK SPEEDS Modern CPUs employ dynamic frequency scaling which means there is a min and max Max level ◀ frequency per CPU core. Also ACPI defines multiple power states and C0 - Normal execution ← → Pn modern CPUs implement those. P-State's are C1 - Idle for performance and C states are for energy

Note that SSE usage may also introduce downclocking, therefore they should be used carefully :

below are for 128 bit AVX

__m128d , 2 x 64 bit doubles

__m128l , 2 x 64 bit long longs

N-WAY SET ASSOCIATIVITY

__m128i , 4 x 32 bit ints

m128 , 4 x 32 bit floating points Float

In order to switch to Pstates, C-state

has to be brought

Float

Float Float

Double

long long

to C0 level

X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets and their corresponding registers are :

AVX: 128 bits, XMM registers

AVX2: 256 bits, YMM registers

AVX512:512 bits, ZMM registers

As for programming, there are also wider data types. The data type diagrams

from cryptography to neural network operations Intel Intrinsics Guide is a good page to explore those extensions. SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go: In the example above, an array 4 integers (i1 to i4) are added to another array of


Note that SSE instructions require more power, therefore their usage may also Apart from arithmetic operations, they can be utilised for string operations as well. introduce downclocking. They should be benchmarked : Daniel Lemire's article


You can use Intel's <u>Turboboost</u> or AMD's


<u>Turbocore</u> to maximise the CPU usage.


Daniel Lemire's article


FLOATING POINTS X86 EXTENSIONS STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE **LOAD & STORE BUFFERS** X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts x86 extensions are specialised instructions. They have various categories in the memory layout. Below you can see all bits of 1234.5678 FP Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may Load and store buffers allow CPU to do out-of-order execution on loads and **ARITHMETIC** number. Used <u>bartaz.github.io/ieee754-visualization</u> as visualiser: improve combined latency of those 2 operations. The reason is not stores by decoupling speculative execution and committing the results to the specified however it is potentially LHS (Load-Hit-Store) problem in which REALM the penalty is a round trip to the cache memory mantissa - 23 bits Reference: https://en.wikipedia.org/wiki/Memory_disambiguation https://en.wikipedia.org/wiki/Load-Hit-Store **LOAD** STORE-TO-LOAD FORWARDING A floating point's value is calculated as: ±mantissa × 2 exponent There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER **STORE** ARITHMETIC INSTRUCTION LATENCIES Using buffers for stores and loads to support out of order execution leads IEEE754 also defines denormal numbers. They are very small / near zero numbers successful forwarding, the steps 2 to a data syncronisation issue. That issue is described in and 3 (a roundtrip to the cache) You can see a set of arithmetic opertions from fast to slow below en.wikipedia.org/wiki/Memory disambiguation#Store to load forwarding float GetInverseOfDiff(float a, float b) As floating points are approximations, **REALM** will be bypassed. denormal numbers are needed to avoid an L1 CACHE The clock cycles are based on Agner Fog's Instruction tables & Skylake As a solution, CPU can forward a memory store operation to a following undesired case of : a!=b but a-b=0 architecture on 64 bit registers. return 1.0f / (a - b); load, if they are both operating on the same address. Without denormals the code to the right would invoke a divide-by-zero exception. Bitwise operations, integer add/sub: 0.25 to 1 clock cycle The conditions for a successful forwarding and latency penalties in case of An example store and load sequence : Reference : Bruce Dawson's article no-forwarding can be found in Agner Fog's microarchitecture book. integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add Floating point add: 3 clock cycles operations are executed by a single instruction. Based on Agner Fog's microarchitecture book, Intel CPUs have a penalty for denormal mov [eax],ecx; STORE, Write the value of ECX register to the memory numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. Some typical application areas are 3D graphics and quantitative finance. Previous game consoles PlayStation3 and Xbox360 had PowerPC based ; address which is stored in EAX register processors which did in-order-execution rather than out-of-order execution. mov ecx,[eax]; LOAD, Read the value from that memory address As for AMD side, the recent Zen architecture CPUs seemingly don't have the same Therefore developers had to separately handle LHS by using ; (which was just used) and write it to ECX register A SIMD based JSON parser : <a href="https://github.com/simdjson/si restrict keyword and other methods : Elan Ruskin's article performance degradation.






















In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need

a round trip to the system memory and total latency becomes 3 digit nanoseconds.



DCA



Reference: https://en.wikichip.org/wiki/amd/microarchitectures/zen#CPU_Complex_.28CCX.29

