X86 CPUs & Performance

Die photo of a quadcore CPU , Copyright of Intel

and notice that the second instruction gets executed after the first one.


Reference: Denis Bakhvalov's article

LAST UPDATE DATE: 18 OCT 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatshee

AUTHOR: AKIN OCAL akin ocal@hotmail.com



INSIDE INDIVIDUAL CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis tool <u>UICA</u> and they represent parallel execution through cycles. Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles. IPC: As for pipeline performance, typically IPC is used. It stands for "instructions per cyle". A higher IPC value usually means a better throughput You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states in UICA diagrams Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference : Denis Bakhvalov's article

INSTRUCTION STALLS DUE TO DATA DEPENDENCY

RDTSCP INSTRUCTION FOR MEASUREMENTS RDTSCP instruction can flush the pipeline to discard the instructions prior to the measurement and read the TSC value of the CPU. TSC: timestamp counter You can use CPUID and RDTSC combination in older systems that don't support RDTSCP. **ESTIMATING INSTRUCTION LATENCIES** Based on Agner Fog`s <u>Instruction tables</u>, RDTSCP reciprocal throughput (clock cycle per instruction) is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimate is about 7 nanoseconds on a 4.5 GHz Skylake microarchitecture. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Based on Intel Software Developer's Manual Volume3, it is implemented by 2 virtual cores that share resources including cache memory, branch prediction resources and execution ports. And AMD seems to use the resources in the same way based on Agner Fog's microarchitecture book. For ex if your app is data-intensive, halved caches won't help. It can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. Note: Its generic name is simultaneous multithreading. Hyperthreading name used by only Intel. DYNAMIC CLOCK SPEEDS Modern CPUs employ dynamic frequency scaling which means there is a min and max Max level ◀ frequency per CPU core. Also ACPI defines multiple power states and C0 - Normal execution ← → Pn modern CPUs implement those. P-State's are C1 - Idle for performance and C states are for energy In order to switch to Pstates, C-state You can use Intel's <u>Turboboost</u> or AMD's has to be brought In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register <u>Turbocore</u> to maximise the CPU usage. to C0 level Note that SSE usage may also introduce downclocking, therefore they should be used carefully :

X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets and their corresponding registers are :

AVX: 128 bits, XMM registers

AVX2: 256 bits, YMM registers

AVX512:512 bits, ZMM registers

As for programming, there are also wider data types. The data type diagrams

Note that SSE instructions require more power, therefore their usage may also

introduce downclocking. They should be benchmarked : Daniel Lemire's article

Float

Float Float

Double

long long

BANK N a DRAM

BANK ..

below are for 128 bit AVX

__m128d , 2 x 64 bit doubles

__m128l , 2 x 64 bit long longs

__m128i , 4 x 32 bit ints

m128 , 4 x 32 bit floating points Float

Daniel Lemire's article

