

# MICROARCHITECTURE CHEAT SHEET

## X86 CPUs & Performance




Photo of a quad-core CPU. Copyright of Intel


LAST UPDATE DATE : 24 MAY 2023

FOR LATEST VERSION: [www.github.com/akhin/microarchitecture-cheatsheet](https://github.com/akhin/microarchitecture-cheatsheet)

AUTHOR: AKIN OCAL [akin\\_ocal@hotmail.com](mailto:akin_ocal@hotmail.com)

## PIPELINE REALM : INSIDE AN INDIVIDUAL CORE

### A SIMPLIFIED OVERVIEW (BASED ON INTEL SKYLAKE)



Based on: [Skylake server on en.wikipedia.org](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

AMD pipelines : The main difference in AMD architectures is that there are parallel pipelines for integers and floating points. [AMD Zen2 overview diagram on en.wikipedia.org](https://www.amd.com/en-us/technologies/processors/amd-zen2-overview)

### PIPELINE PARALLELISM & PERFORMANCE


**Pipeline diagrams** : The diagrams below in the following topics are outputs from an online microarchitecture analysis tool [PISA](https://www.pipeline-parallelism.com/) and they represent parallel execution through cycles.

Rows are multiple instructions being executed at the same time. Columns display how instruction state changes through cycles.

**IPC** : As for pipeline performance, typically IPC is used. It stands for "Instructions per cycle". A higher IPC value usually means a better throughput.

**Rate of retired instructions** : Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/fetched as they were wrongly speculated. On the other hand, executed instructions are the ones which were fetched. Therefore a high rate of retired instructions indicates low branch prediction rate.

### CONTENT FOR EXECUTION PORTS IN THE PIPELINE




In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction.

Also notice that there is longer time between (Executed) and (Retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order.

Reference : [Dmitry Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### INSTRUCTION STALLS DUE TO DATA DEPENDENCY



In the example above, there are 2 dependency chains, each marked with a different color. In the first red colored one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

Reference : [Dmitry Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### RDTSNIP INSTRUCTION FOR MEASUREMENTS

TSC (Time Stamp Counter) is a special register that counts CPU cycles. RDTSNIP can be used to read the TSC value which then can be used for measurements. It can also avoid out-of-order execution effects to a degree.

It does not wait until all previous instructions have executed and all previous loads are globally visible. (From [Intel Software Developer's Manual Volume 4.3](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), April 2022)

Intel's [How to benchmark code execution times](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) whitepaper has details of using RDTSNIP instruction.

AMD Programmers Manual Vols states : RDTSNIP forces all older instructions to retire before reading the time-stamp counter.

### ESTIMATING INSTRUCTION LATENCIES

You can use Agner Fog's [Instruction Latencies](https://www.agner-fog.com/papers/instruction-latencies.pdf) to find out instructions' regional throughputs (clock cycle per instruction). As an example, response throughput of instruction RDTSNIP is 32 on Skylake microarchitecture :

-> 1 cycle (84.5GHz) (highest frequency in Skylake) is 0.22 nanoseconds  
-> 32\*0.22=7.04 nanoseconds

So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitectures and clock speeds.

### HYPERTHREADING / SIMULTANEOUS MULTITHREADING

Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared.

Reference : Agner Fog's [microarchitecture book](https://www.agner-fog.com/papers/instruction-latencies.pdf) has "multithreading" sections for each of Intel and AMD microarchitectures.

Regarding using it, if your app is data-intensive, halved caches won't help. Therefore it can be disabled in BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications.

### DYNAMIC FREQUENCIES

Modern CPUs employ dynamic frequency scaling which means there is a min and a max frequency per CPU core.

ACPI : ACPI defines multiple power states and modern CPUs implement those. P-states are for performance and C-states are for energy efficiency.

Intel has various tunability options and the most well known is TurboBoost. On AMD side there is [TurboCore](https://www.amd.com/en-us/technologies/processors/amd-zen2-overview). You can use those to maximize the CPU usage.

Number of active cores & SIMD AVX2/AVX512 on Intel CPUs : Intel's power management policies are complex. See the arithmetic and the multicore retains a number of active cores and some of AVX2/AVX512 extensions also may affect the frequency while in TurboBoost.

Varying max clock speeds on AMD CPUs : Some AMD CPUs' cores have slightly varying max frequencies. Reference : [AMD's Zen2 presentation page](https://www.amd.com/en-us/technologies/processors/amd-zen2-overview)

## LOAD STORE REALM

### LOAD & STORE BUFFERS

Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the cache memory.

Reference : [https://en.wikipedia.org/wiki/Memory\\_disambiguation](https://en.wikipedia.org/wiki/Memory_disambiguation)

### STORE-TO-LOAD FORWARDING

Using buffers for stores and loads to support out of order execution leads to a data synchronization issue. This issue is described in [en.wikipedia.org/wiki/Memory\\_disambiguation](https://en.wikipedia.org/wiki/Memory_disambiguation) Store-to-load forwarding. As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.


An example store and load sequence :

```
mov eax, ecx ; STORE. Write the value of ECX register to the memory address which is stored in EAX register
mov ecx, eax ; LOAD. Read the value from that memory address (which was just used) and write it to ECX register
```

### STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE

Based on [Intel Optimization Manual 3.6.4](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory.

[https://en.wikipedia.org/wiki/Store-to-load\\_forwarding](https://en.wikipedia.org/wiki/Store-to-load_forwarding)



There are several conditions for the forwarding to happen. In case of a successful forwarding, the steps 2 and 3 (a round trip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of non-forwarding can be found in Agner Fog's [microarchitecture book](https://www.agner-fog.com/papers/instruction-latencies.pdf).

What would happen without forwarding? : In the past, game consoles PlayStation3 and Xbox360 had PowerPC based processors which used in-order execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using [using](https://www.ibm.com/developerworks/library/sn_ppc360/) keyword and other methods : [Evan Rushton's article](https://www.ibm.com/developerworks/library/sn_ppc360/)

## ARITHMETIC REALM

### ARITHMETIC INSTRUCTION LATENCIES

You can see a set of arithmetic operations from fast to slow below.

The clock cycles are based on Agner Fog's [Instruction Latencies](https://www.agner-fog.com/papers/instruction-latencies.pdf) & Skylake architecture on 64 bit registers.

Bitwise operations : integer arithmetic : 0.25 to 1 clock cycle  
Floating point add : 3 clock cycles  
Floating point multiplication : about 4 clock cycles  
Floating point division : about 15 clock cycles  
Integer division : 24-30 clock cycles

### FLOATING POINTS

X86 uses IEEE 754 standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 1234.5678 FP number. Used <https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org> as visualizer :

A floating point value is calculated as : mantissa \* 2^exponent  
IEEE754 also defines [denormal numbers](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org). They are very small / near zero numbers.

As floating points are approximations, denormal numbers are needed to avoid an underflow case of : zero, but a-b=0. Without denormal, the code to the right would involve a divide-by-zero exception.

Reference : [Bruce Dawson's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

Based on Agner Fog's [microarchitecture book](https://www.agner-fog.com/papers/instruction-latencies.pdf), Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs.

As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

### X86 EXTENSIONS

X86 extensions are specialised instructions. They have various categories from [cryptography](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) to [signal processing](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org).

Intel [Instruction Guide](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) is a good page to explore those extensions.

SSE (Streaming SIMD Extensions) is one of the most important ones. SIMD stands for "single instruction multiple data". SIMD instructions use wider registers to execute more work in a single go.

In the example above, an array of 4 integers (11 to 44) are added to another array of integers (1 to 44). The result is also an array of 44 integers. 4 add operations are executed by a single instruction.

They play key role in complex : vectorisation operations : [GPU auto vectorisation](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

Apart from arithmetic operations, they can be useful for string operations as well : Daniel Lemire's SIMD based JSON parser : <https://github.com/daniellemire/simdjson>

### X86 EXTENSIONS : SIMD DETAILS

The most recent SIMD instruction sets for Intel CPUs are :

AVX : Up to 256 bits  
AVX2 : Up to 256 bits  
AVX-512 : Up to 512 bits

Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports AVX-512.

As for programming, there are also data type details. The data type diagrams below are for 128 bit operations.

\_\_m128i : 4 x 32 bit floating points  
\_\_m128d : 2 x 64 bit doubles  
\_\_m128t : 4 x 32 bit ints  
\_\_m128i : 2 x 64 bit long longs

Note that as SIMD instructions require more power, therefore usage of some AVX/AVX2 extensions may introduce downclocking. They should be benchmarked. For details : [Daniel Lemire's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

## BRANCH PREDICTION REALM

### BRANCH PREDICTION BASICS

Why : CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as possible.

Gain if predicted correctly : If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance.

Penalty in case of misprediction : If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline.

What are branch instructions? : Unconditional ones (jmp), conditional ones (eg: jne), call/ret.

How : There are auxiliary hardware buffers. Branch target buffer stores target addresses (instruction pointers) of branches. AMD uses multiple level of BTBs: L1 BTB, L2 BTB etc.

Pattern history tables track the history of results (whether it was taken or not) per branch.

A hypothetical pattern history table : T: taken, NT: not taken

Conditional Move Instruction : CAMOV (Conditional move) instruction also computes the conditions for some additional time. Therefore they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate branches.

Reference : [Intel Optimization Manual 3.4.1.1](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### BP METHODS : 2-LEVEL ADAPTIVE BRANCH PREDICTION

Saturating counter as a building block : Because cumulative memory requirement of multiple processes in an OS can be more than the system capacity.

A 2-bit saturating counter can store 4 strength states. Whenever a branch is taken it goes stronger.

And whenever a branch is not taken it goes weaker.

2 level adaptive predictor : In this method, the pattern history table keeps 2^rows and each row will have a saturating counter.

A branch history register which has the history of last n occurrences, will be used to choose which row will be used from the pattern history table.

Reference : Agner Fog's [microarchitecture book 3.1](https://www.agner-fog.com/papers/instruction-latencies.pdf).

### BP METHODS : AMD PERCEPTIONS

A [perception](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) is basically the simplest form of machine learning. It can be considered as a linear array of weights.

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his [microarchitecture book 3.1.2](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org).

For details of perception based branch prediction: [Dynamic Branch Prediction with Perceptions by Daniel Jimenez and Calvin Liu](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

The output Y (in this case whether a branch taken or not) is calculated by the dot product of the weight vector and the input vector.

Intel LSD (LOOP STREAM DETECTOR)

Intel LSD will detect a loop and stop fetching instructions to improve the frontend bandwidth. Several conditions mentioned in [Intel Optimization Manual 3.4.2.1](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org).

- Loop body size up to 60 uops, with up to 15 taken branches, and up to 15 64-byte fetch lines.

- No CALL or RET.

- No mismatched stack operations (e.g., more PUSH than POP).

- More than ~20 iterations.

Note that LSD is disabled on Skylake Server CPUs. Reference : <https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org>

Disabling Speculative Execution Pathches : You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if that is double in your system. Those patches are not only microcode updates but they also need OS support.

Kernel.org documentation : <https://www.kernel.org/doc/Documentation/alternatives/specs/alternatives-specs.txt>

Red Hat Enterprise documentation : <https://access.redhat.com/articles/1311001>

Meltdown paper : <https://meltdownattack.com/meltdown.pdf>

Spectre paper : <https://spectreattack.com/spectre.pdf>

ESTIMATED LIMITS : HOW MANY IFs ARE TOO MANY ?

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with sequences of branch instructions.

Intel Xeon Gold C322 -> roughly 4K  
AMD EPYC 7113 -> roughly 3K

Reference : [Marek Makowski's article on Cloudflare blog](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

## CACHE MEMORY REALM

### CACHE MEMORY VS SYSTEM MEMORY

System memory is made of DRAM cells. Cache memory on the other hand are made of SRAM cells which are much faster than DRAM. But also they are more expensive.

DRAM used in system memories

Access time : 50-150 nanoseconds due to capacitor charge/discharge times and other steps.

Cost : Cheaper in the price due to 6 transistors components

Reference : Intel Dripper's [What every programmer should know about memory](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### CACHE ORGANISATION

Caches are organised in multiple levels. As you go upper to that hierarchy, the capacity increases. Therefore L3 term used to indicate the last level of cache.

3 level data caches are currently the most common ones. Intel [Enabling architecture](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) had 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level of caches.

Cache line size : is the unit of data transfer between the cache and the system memory. It is typically 64 bytes. And the caches are organised according to the cache line size.

There is also [instruction cache](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) (Cache) which stores program instructions rather than data to improve throughput of CPU kernel.

In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.

### HARDWARE AND SOFTWARE PREFETCHING

Hardware prefetchers detect patterns like [streams](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) (Ex: accessing to contiguous array members) and [strides](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) (Ex: accessing specific members in arrays of structs) and prefetch data and instruction to cache lines automatically.

Developers can also use [instruction\\_intel\\_prefetch](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) to prefetch data explicitly for cases when hardware can't predict that. That is called as software prefetching.

Reference for image : It is taken from [AMD's Zen2 presentation page](https://www.amd.com/en-us/technologies/processors/amd-zen2-overview)

### N-WAY SET ASSOCIATIVITY

Why : Cache capacities are much smaller than the system memory. Moreover, software can use various regions of their address space. So if there was one to one mapping of a fully occupied cache that would lead to cache misses most of the time. Therefore there is a need for efficient mapping between the cache memory and the system memory.

How : In N-Way set associativity, caches are divided to groups of sets. And each set will have N cache blocks. The mapping information is stored in bits of addresses which has 3 parts :

TAG : used as a unique identifier per cache block  
SET : used to determine the set in a cache  
OFFSET : used to determine the actual bytes in the target cache block

The pseudocode below shows steps for searching a single byte in the cache memory :

Get tag, set and offset from the address

For each block in the current set (which we have just found out) if (tag of the current block equals to tag) (which we just have found out) it is a cache hit, it is a cache hit, it is a cache hit

If there was no matching tag, it is a cache miss

The level of associativity (the number of ways) is a trade off between the search time and the amount of system memory we can map.

BYPASSING THE CACHE : NON-TEMPORAL STORES & WRITE-COMBINING

Temporal data is data that will be accessed in a short period of time. The term [non-temporal data](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) indicates that data will not be accessed any soon. (cold data). If the amount of non-temporal data is excessive in the cache, that is called as [cache pollution](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org). Non-temporal store instructions are introduced for this problem and they store data directly to the system memory by bypassing the cache.

Write combining buffers are used with non-temporal stores. CPU will try to fit a whole cache line (typically 64bytes) before committing to the system memory and only will send to the system memory when that buffer is filled. That is for reducing the load on the bus between the CPU and the system memory.

Modern NICs come with a DMA (Direct Memory Access) engine and can transfer data directly to drivers' ring buffers which reside on the system memory.

DMA mechanism doesn't require CPU involvement. Though mechanisms initiated by CPU, hardware CPU support needed.

DCA bypasses the system memory and can transfer to directly LLC of CPUs that support this feature.

Intel refers to their technology as DIO (Direct IO).

Reference : [Intel documentation](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

## VIRTUAL MEMORY REALM

### VIRTUAL MEMORY ORGANISATION

Why virtual memory? : Because cumulative memory requirement of multiple processes in an OS can be more than the system capacity.

It is basically for sharing memory resources between multiple processes.

Pages : Minimum addressable virtual space that can be requested from OS.

Typically 4KB

Swapping : In case of out of memory, process memory will be evicted to the disc.

Page faults : Happens when the page is not on physical memory but on the swap file which is on the hardware.

### VIRTUAL MEMORY ADDRESS TRANSLATION

Address translation & Page table : CPUs work with virtual addresses and those addresses need to be converted to physical addresses for the purposes.

Page table structures on system memory are used for the purposes.

TLB (Translation Lookaside Buffer) : TLBs are caches in CPUs to make the translation process faster. Modern CPUs have multiple levels of TLBs.

(Intel refers to L2 TLB as sTLB)

TLB Shadowing : See the multicore realm below.

TLB : Apart from data TLB, there is also TLB for caching addresses of instructions on both Intel and AMD architectures.

### TLB PRESSURE & HUGE PAGES

TLB pressure : If each page is 4K, that increases the load on the TLB buffer.

CPU support for larger pages : x86-64 CPUs support huge pages from 2MB to 1GB to reduce the pressure on TLB.

OS support : Linux implementation refers to them as huge pages and Windows calls them as large pages.

You should check your OS and CPU in combination to find out the supported sizes.

Regular pages : 1 GB

Huge pages : 1 GB

### PAGE TABLE WALKING

Even with pages which group addresses, having all pages in a page table would still need too much storage on 64 bit systems. Therefore page tables are implemented hierarchically.

Memory is divided into address spaces. And there is a tree data structure for each address space in the page table. Processors have to walk the page table level by level in the hierarchy to find out the actual address.

4 level page table is the most common one. In the diagram above, the first 48 bits of a 64 bit address are used for page table walking. All of 48 bits have to be used in order to find out the final actual address. (For all details, see [Intel Software Developer's Manual Volume 4.5](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org))

Intel CPUs started to support 5 level tables since Ice Lake