

X86 CPUs & Performance



LAST UPDATE DATE: 14 NOV 2022 FOR LATEST VERSION: www.github.com/akhin/microarchitecture-cheatsheet AUTHOR: AKIN OCAL akin ocal@hotmail.com



INSIDE INDIVIDUAL CORE



PIPELINE PARALLELISM & PERFORMANCE Pipeline diagrams: The diagrams below in the following topics are outputs from an online microarchitecture analysis P Predecoded tool UICA and they represent parallel execution through cycles. Q Added to IDQ I Issued Rows are multiple instructions being executed at the same time. Ready for dispatch Columns display how instruction state changes through cycles. IPC : As for pipeline performance, typically IPC is used. It stands for "instructions per cyle" A higher IPC value usually means a better throughput. You can measure IPC with perf : https://perf.wiki.kernel.org/index.php/Tutorial Instruction lifecycle states Rate of retired instructions: Apart from IPC, number of retired instructions should be checked. Retired instructions in UICA diagrams are not committed/finalised as they were wrongly speculated. On the other hand executed instructions are the ones which were finalised. Therefore a high rate of retired instructions indicates low branch prediction rate. CONTENTION FOR EXECUTION PORTS IN THE PIPELINE Possible Ports | Actual Port | 0 In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction. Also notice that there is longer time between E(executed) and R(retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order. Reference: Denis Bakhvalov's article INSTRUCTION STALLS DUE TO DATA DEPENDENCY

and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

RDTSCP INSTRUCTION FOR MEASUREMENTS TSC (time stamp counter) is a special register that counts CPU cycles. RDTSCP can be used to read the TSC value which then can be used for measurements.. It can also avoid out-of-order execution effects to a degree : it does wait until all previous instructions have executed and all previous loads are globally visible (From Intel Software Developer's Manual Volume2 4.3, April 2022) Intel's <u>How to benchmark code execution times</u> whitepaper has details of using RDTSCP instruction. AMD Programmers Manual Vol3 states: RDTSCP forces all older instructions to retire before reading the timestamp counter **ESTIMATING INSTRUCTION LATENCIES** You can use Agner Fog's Instruction tables to find out instructions' reciprocal throughputs (clock cycle per instruction). As an example, reciprocal throughput of instruction RDTSCP is 32 on Skylake microarchitecture: -> 1 cycle @4.5GHZ (highest frequency on Skylake) is 0.22 nanoseconds -> 32*0.22=7.04 nanoseconds So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitectures and clock speeds. HYPERTHREADING / SIMULTANEOUS MULTITHREADING Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared.Agner Fog`s microarchitecture book has "multithreading" sections for each of Intel and AMD microarchitectures Regarding using it , if your app is data-intensive , halved caches won't help. Therefore it can be disabled it via BIOS settings. In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications. **DYNAMIC FREQUENCIES** Modern CPUs employ dynamic frequency scaling which Max level ◀ means there is a min and a max frequency per CPU C0 - Normal execution ← → Pn ACPI : ACPI defines multiple power states and modern CPUs implement those. P-State's are for performance C1 - Idle and C states are for energy efficiency. In order to switch Intel has various tunability options and the most well to Pstates, C-state

Number of active cores & SIMD AVX2/512 on Intel CPUs: Intel's power management policies are complex.

See the arithmetic and the multicore realms as number of active cores and some of AVX2/512 extensions also



Using buffers for stores and loads to support out of order execution leads en.wikipedia.org/wiki/Memory_disambiguation#Store_to_load_forwarding As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address. An example store and load sequence mov [eax],ecx; STORE, Write the value of ECX register to the memory

address which is stored in EAX register mov ecx,[eax]; LOAD, Read the value from that memory address ; (which was just used) and write it to ECX register

STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE Based on Intel Optimization Manual 3.6.4, store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory: https://en.wikipedia.org/wiki/Load-Hit-Store There are several conditions for the forwarding to happen. In case of a STORE BUFFER LOAD BUFFER successful forwarding, the steps 2 and 3 (a roundtrip to the cache) will be bypassed L1 CACHE

The conditions for a successful forwarding and latency penalties in case of

What would happen without forwarding?: In the past, game consoles


order-execution rather than out-of-order execution. Therefore developers

PlayStation3 and Xbox360 had PowerPC based processors which used in-

no-forwarding can be found in Agner Fog's microarchitecture book.

had to separately handle LHS by using restrict keyword and other


methods : Elan Ruskin`s article



Reference : Denis Bakhvalov`s article

ARITHMETIC


REALM



In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register

A floating point's value is calculated as : ±mantissa × 2 exponent IEEE754 also defines denormal numbers. They are very small / near zero numbers. As floating points are approximations, float GetInverseOfDiff(float a, float b) denormal numbers are needed to avoid an undesired case of : a!=b but a-b=0 Without denormals the code to the right return 1.0f / (a - b); return 0.0f; would invoke a divide-by-zero exception. Reference : Bruce Dawson's article

Based on Agner Fog`s microarchitecture book, Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs. As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.



known is TurboBoost. On AMD side there is <u>Turbocore</u>

You can use those to maximise the CPU usage.

may affect the frequency while in Turboboost.

operations are executed by a single instruction. They play key role in compilers' vectorisation optimisations: GCC auto vectorisation Apart from arithmetic operations, they can be utilised for string operations as well. A SIMD based JSON parser : https://github.com/simdjson/simdjsor

L1 Data Cache

In the example above, an array 4 integers (i1 to i4) are added to another array of

integers (j1 to j4). The result is also an array of sums (s1 to s4). In this example, 4 add

X86 EXTENSIONS: SIMD DETAILS The most recent SIMD instruction sets for Intel CPUs are : AVX : Up to 256 bits AVX2 : Up to 256 bits <u>AVX512</u>: Up to 512 bits Recent AMD CPUs support AVX & AVX2. Only the latest Zen4 architecture supports As for programming, there are also wider data types. The data type diagrams below are for 128 bit operations: __m128 , 4 x 32 bit floating points Float Float Float m128d, 2 x 64 bit doubles Double __m128i , 4 x 32 bit ints int int

long long

has to be brought

to C0 level

Note that as SIMD instructions require more power, therefore usage of some AVX2/512 extensions may introduce downclocking. They should be benchmarked. For details : <u>Daniel Lemire`s article</u>

BRANCH PREDICTION REALM

memory but on the swap file which is on the

Why: CPUs proactively fetch instructions of potentially upcoming branches to utilise the pipeline as much as Gain if predicted correctly: If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance. Penalty in case of misprediction: If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline. What are branch instructions?: Unconditional ones (jmp), conditional ones (eg: jne), call/ret How: There are auxilliary hardware buffers. 1 2 3 4 ... T T NT T ... Branch target buffer stores target addresses (instruction branch ... NT NT NT T pointers) of branches. AMD uses multiple level of BTBs : branch n T NT NT NT ... L1 BTB, L2 BTB etc. A hypothetical pattern history table Pattern history tables track the history of results T: taken, NT : not taken (whether it was taken or not) per branch. CONDITIONAL MOVE INSTRUCTION CMOV (Conditional move) instruction also computes the conditions for some additional time. Therefore they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate Reference : Intel Optimisation Manual 3.4.1.1

BRANCH PREDICTION BASICS

BP METHODS: 2-LEVEL ADAPTIVE BRANCH PREDICTION Saturating counter as a building block Strongly not taken Not taken A 2-bit saturating counter can store 4 strength states. Whenever a branch is taken it goes stronger. And whenever a branch is not taken it goes

In this method, the pattern history table keeps 2ⁿ rows and each row will have a saturating counter. A branch history register which has the history of last n occurences, will be used to choose which row will be used from the pattern history table. Reference : Agner Fog`s microarchitecture book 3.1.

2 level adaptive predictor

BP METHODS: AMD PERCEPTRONS A <u>perceptron</u> is basically the simplest form of machine learning. It can be considered as a linear array of

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his microarchitecture book 3.12. For details of perceptron based branch prediction: Dynamic Branch Prediction with Perceptrons by Daniel The output Y (in this case whether a branch Jimenez and Calvin Lin taken or not) is calculated by dot product of the weight vector and the input vector.

INTEL LSD (LOOP STREAM DETECTOR) Intel LSD will detect a loop and stop fetching instructions to improve the frontend bandwidth. Several conditions mentioned in Intel Optimisation Manual 3.4.2.4:

• Loop body size up to 60 μops, with up to 15 taken branches, and up to 15 64-byte fetch lines. No CALL or RET. • No mismatched stack operations (e.g., more PUSH than POP). • More than ~20 iterations. Note that LSD is disabled on Skylake Server CPUs. Reference : https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)#Front-end


DISABLING SPECULATIVE EXECUTION PATCHES You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance, if that is doable in your system. Kernel.org documentation: https://www.kernel.org/doc/html/latest/admin-guide/kernel-Red Hat Enterprise documentation : https://access.redhat.com/articles/3311301 Meltdown paper: https://meltdownattack.com/meltdown.pdf


ESTIMATED LIMITS: HOW MANY IFS ARE TOO MANY? As for max number of entries in BTBs, there are estimations made by stress testing the BTB with sequences of branch instructions

VIRTUAL MEMORY REALM

Intel Xeon Gold 6262 -> roughly 4K AMD EPYC 7713 -> roughly 3K Reference: Marek Majkovski's article on Cloudflare blog


Spectre paper : https://spectreattack.com/spectre.pdf






LLC : Last level cache Cache line size is the unit of data transfer between the cache and the system memory. It is typically 64 bytes. And System memory the caches are organised according to the cache line size. All the mentioned caches till now were data caches. But there is also instruction cache (iCache) which store program instructions rather than data to improve throughput of CPU frontend. In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.


HARDWARE AND SOFTWARE PREFETCHING Intel Optimisation Manual 3.7 describes prefetching. Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction _mm_prefetch to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial: Daniel Lemire's article




_m128l , 2 x 64 bit long longs




VIRTUAL MEMORY ORGANISATION VIRTUAL ADDRESS SPACE SYSTEM MEMORY ADDRESS SPACE Why virtual memory? Because cumulative memory requirement of multiple processes in an OS can be more than the system capacity It is basically for sharing memory resources between multiple processes. It also provides security by isolating processes. - Minimum addressable virtual space that can be requsted from OS. SWAP FILE - Typically 4KB ON DISC In case of out of memory, process memory will be evicted to the disc. Page faults Happens when the page is not on physical







MEMORY

REALM








MULTICORE REALM **TOPOLOGIES TOPOLOGICAL OVERVIEW - INTEL CPUS** CPU BRANCH EXECUTION **EXECUTION** UNITS UNITS TLB data and TLB data and instruction instruction caches for VM caches for VM LLC) data & LLC) data 8 LAST LEVEL CACHE (L3 OR L4) UNCORE MEMORY CONTROLLER (Server CPUs likely to have more than one MC) Diagram above aims to show resource per core and shared resources. Note that uncore in an Intelonly term to refer to CPU functionality which are not per core. **Exception of E-cores :** An exception to the above diagram is Intel's recent E-cores. E-cores are meant for power efficiency and paired with less resources. For ex: Alder Lake CPUs` E-cores also share L2 cache. Reference: https://www.anandtech.com/show/16959/intel-innovation-alder-lake-november-4th **TOPOLOGICAL OVERVIEW - AMD CPUS** Most of AMD topology is similar to Intel. However starting from Zen microarchitecture, one key difference is CCXs. AMD CPUs are designed as group of 4 cores which is called as CCX (Core complex) , and there is one LLC per each CCX/quad core. Practically the maximum number of cores competing for the LLC (without simultanenous multithreading) is 4 in recent AMD CPUs. An example 8 core CPU with 2 CCXs : CPU CORE 6 CORE 1 CORE 2 | CORE 5 CORE 3 CORE 4 CORE 7 CORE 8



COHERENCY







<u>Toplev</u> tool to make a top down analysis. Both utilise

Intel CPUs` performance monitoring counters.

