

# MICROARCHITECTURE CHEAT SHEET




Photo of a quad-core CPU. Copyright of Intel

LAST UPDATE DATE : 14 NOV 2022

FOR LATEST VERSION: [www.github.com/akhilmicroarchitecture/cheatsheet](https://www.github.com/akhilmicroarchitecture/cheatsheet)


AUTHOR: AKIN OCAL [akin\\_ocal@hotmail.com](mailto:akin_ocal@hotmail.com)

## X86 CPUs & Performance

### PIPELINE REALM :

### INSIDE AN INDIVIDUAL CORE

#### A SIMPLIFIED OVERVIEW ( BASED ON INTEL SKYLAKE )



Based on: [Skylake server on en.wikipedia.org](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

AMD pipelines : The main difference in AMD architectures is that there are parallel pipelines for integers and floating points : [AMD Zen2 pipeline diagram on en.wikipedia.org](https://www.amd.com/en/techblog/zen2-pipeline-diagram-on-en-wikipedia.org)

#### PIPELINE PARALLELISM & PERFORMANCE

**Pipeline diagrams** : The diagrams below in the following topics are outputs from an online microarchitecture analysis tool [UICA](https://www.github.com/akhilmicroarchitecture/cheatsheet) and they represent parallel execution through cycles.


Rows are multiple instructions being executed at the same time.

Columns display how instruction state changes through cycles.

**IPC** : As for pipeline performance, typically IPC is used. It stands for "Instructions per cycle". A higher IPC value usually means a better throughput.

**Rate of retired instructions** : Apart from IPC, number of retired instructions should be checked. Retired instructions are not committed/fetched as they were wrongly speculated. On the other hand, executed instructions are the ones which were fetched. Therefore a high rate of retired instructions indicates low branch prediction rate.

#### CONTENT FOR EXECUTION PORTS IN THE PIPELINE




In the example above, all instructions are working on different registers, but SHR, ADD, DEC instructions are competing for ports 0 and 6. SHR and DEC are getting executed after ADD instruction.

Also notice that there is longer time between (Executed) and (Retired) states of instruction ADD as retirement has to be done in-order whereas execution is out-of-order.

Reference : [Denis Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

#### INSTRUCTION STALLS DUE TO DATA DEPENDENCY



In the example above, there are 2 dependency chains, each marked with a different colour. In the first red coloured one, 2 instructions are competing for RAX register and notice that the second instruction gets executed after the first one. And the same applies to the 2nd purple pair.

Reference : [Denis Bakhtov's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### LOAD STORE REALM

#### LOAD & STORE BUFFERS

Load and store buffers allow CPU to do out-of-order execution on loads and stores by decoupling speculative execution and committing the results to the cache memory.

Reference : [https://en.wikipedia.org/wiki/Memory\\_disambiguation](https://en.wikipedia.org/wiki/Memory_disambiguation)

#### STORE-TO-LOAD FORWARDING

Using buffers for stores and loads to support out of order execution leads to a data synchronization issue. This issue is described in [en.wikipedia.org/wiki/Memory\\_disambiguation](https://en.wikipedia.org/wiki/Memory_disambiguation) Store-to-load forwarding. As a solution, CPU can forward a memory store operation to a following load, if they are both operating on the same address.


An example store and load sequence :

```
mov [eax], ecx ; STORE, Write the value of ECX register to the memory address which is stored in EAX register
mov ecx, [eax] ; LOAD, Read the value from that memory address which is stored in EAX register (which was just used) and write it to ECX register
```

#### STORE-TO-LOAD FORWARDING & LHS & PERFORMANCE

Based on [Intel Optimization Manual 3.6.4](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), store-to-load forwarding may improve combined latency of those 2 operations. The reason is not specified however it is potentially LHS (Load-Hit-Store) problem in which the penalty is a round trip to the cache memory.

<https://en.wikipedia.org/wiki/Load-Hit-Store>



There are several conditions for the forwarding to happen. In case of a successful forwarding, the store 2 and 3 (a round trip to the cache) will be bypassed.

The conditions for a successful forwarding and latency penalties in case of non-forwarding can be found in Agner Fog's [microarchitecture book](https://www.agner-fog.com/microarchitecture-book).

**What would happen without forwarding?** In the past, game consoles (PlayStation3 and Xbox360) had PowerPC based processors which used in-order execution rather than out-of-order execution. Therefore developers had to separately handle LHS by using `volatile` keyword and other methods : [Alan Rushton's article](https://en.wikipedia.org/wiki/Volatile_keyword)

### ARITHMETIC REALM

#### ARITHMETIC INSTRUCTION LATENCIES

You can see a set of arithmetic operations from fast to slow below.

The clock cycles are based on Agner Fog's [Instruction tables](https://www.agner-fog.com/microarchitecture-book) & Skylake architecture on 64 bit registers.

Bitwise operations, integer arithmetic, 0-25 to 1 clock cycle
Floating point add : 3 clock cycles
Floating point multiplication : about 8 clock cycles
Integer division : 24-30 clock cycles

#### FLOATING POINTS

X86 uses [IEEE 754](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) standard for floating points. A 32 bit floating point consists of 3 parts in the memory layout. Below you can see all bits of 1284 5879 FP number. Used [agner-fog.com/skylake-5879-fp-number](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) as visualiser.

A floating point value is calculated as : mantissa \* 2<sup>exponent</sup>

IEEE754 also defines **denormal numbers**. They are very small / near zero numbers.

As floating points are approximations, denormal numbers are needed to avoid an undefined case of `a-b` but `a-b=0` Without denormal the code to the right would involve a divide-by-zero exception.

Reference : [Brian Dawson's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

Based on Agner Fog's [microarchitecture book](https://www.agner-fog.com/microarchitecture-book), Intel CPUs have a penalty for denormal numbers, for ex: 129 clock cycles on Skylake. They also can be turned off on Intel CPUs.

As for AMD side, the recent Zen architecture CPUs seemingly don't have the same performance degradation.

#### RTDSCP INSTRUCTION FOR MEASUREMENTS

TSC (time stamp counter) is a special register that counts CPU cycles. RTDSCP can be used to read the TSC value which then can be used for measurements. It can also avoid out-of-order execution effects to a degree.

It does not wait until previous instructions have executed and all previous loads are globally visible.

(From [Intel Software Developer's Manual Volume 4](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org), 1, April 2022)

Intel's [How to benchmark code execution times](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) whitepaper has details of using RTDSCP instruction.

AMD [Programmers Manual V401](https://www.amd.com/en/techblog/zen2-pipeline-diagram-on-en-wikipedia.org) states : RTDSCP forces all older instructions to retire before reading the time stamp counter

#### ESTIMATING INSTRUCTION LATENCIES

You can use Agner Fog's [Instruction tables](https://www.agner-fog.com/microarchitecture-book) to find out instructions' reciprocal throughput (clock cycle per instruction). As an example, reciprocal throughput of instruction RTDSCP is 32 on Skylake microarchitecture :

-> 1 cycle @4 GHz (highest frequency on Skylake) is 0.22 nanoseconds

-> 32\*0.22=7.04 nanoseconds

So its resolution estimation is about 7 nanoseconds on a 4.5 GHz Skylake CPU. You have to recalculate it for different microarchitecture and clock speeds.

#### HYPERTHREADING / SIMULTANEOUS MULTITHREADING

Hyperthreading name is used by Intel and it is called as "Simultaneous multithreading" by AMD. In both resources including caches and execution units are shared. Agner Fog's [microarchitecture book](https://www.agner-fog.com/microarchitecture-book) has "multithreading" sections for each of Intel and AMD microarchitectures.

Regarding using it, if your app is data-intensive, hyperthreading won't help. Therefore it can be disabled via BIOS settings.

In general, it moves the control of resources from software to hardware and that is usually not desired for performance critical applications.

#### DYNAMIC FREQUENCIES


Modern CPUs employ dynamic frequency scaling which means there is a min and a max frequency per CPU core.

AGP1 : C2P1 defines modern power states and modern CPUs implement those. P-States are for performance and C-States are for energy efficiency.

Intel has various tunability options and the most well known is TurboBoost. On AMD side there is [TurboCore](https://www.amd.com/en/techblog/zen2-pipeline-diagram-on-en-wikipedia.org).

You can use those to maximize the CPU usage.

**Number of active cores & SIMD AVX512 on Intel CPUs** : Intel's power management policies are complex. See the arithmetic and the microcode realms as number of active cores and some of AVX512 extensions also may affect the frequency while in TurboBoost.



### BRANCH PREDICTION REALM

#### BRANCH PREDICTION BASICS

**Why** : CPUs proactively fetch instructions of potentially upcoming branches to utilize the pipeline as much as possible.

**Gain if predicted correctly** : If the right branch was predicted that will increase the throughput as it completed fetching a set of instructions in advance.

**Penalty in case of misprediction** : If the prediction was wrong, that prefetch will be a waste and the cost will be flushing the pipeline.

**What are branch instructions?** : Unconditional ones (jmp), conditional ones (eg. jne), call/ret.

**How** : There are auxiliary hardware buffers.

Branch target buffer stores target addresses (instruction pointers) of branches. AMD uses multiple level of BTBs : L1 BTB, L2 BTB etc.

Pattern history tables track the history of results (whether it was taken or not) per branch.

A hypothetical pattern history table :  
T: taken, NT: not taken

branch 1 : T T T T T  
branch 2 : NT NT NT NT NT  
branch 3 : T NT NT NT NT

CMOV / Conditional move instruction also computes the conditions for some additional time. Therefore they don't introduce extra load to the branch prediction mechanism. They can be used to eliminate branches.

Reference : [Intel Optimization Manual 3.4.1.1](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

#### BP METHODS : 2-LEVEL ADAPTIVE BRANCH PREDICTION

**Saturating counter as a building block**

A 2-bit saturating counter can store 4 strength states.

Whenever a branch is taken it goes stronger.

And whenever a branch is not taken it goes weaker.

**2 level adaptive predictor**

In this method, the pattern history table keeps 2<sup>nd</sup> ones and each row will have a saturating counter.

A branch history register which has the history of last n occurrences, will be used to choose which row will be used from the pattern history table.

Reference : Agner Fog's [microarchitecture book 3.1](https://www.agner-fog.com/microarchitecture-book).

#### BP METHODS : AMD PERCEPTIONS

A **perceptron** is basically the simplest form of machine learning. It can be considered as a linear array of weights.

Agner Fog mentions that they are good at predicting very long branches compared to 2-level adaptive branch prediction in his [microarchitecture book 3.12](https://www.agner-fog.com/microarchitecture-book).

For details of perceptron based branch prediction : [Dynamic Branch Prediction with Perceptrons by Daniel Ammer and Calvin Lu](https://www.agner-fog.com/microarchitecture-book)

Note that L2D is disabled on Skylake Server CPUs. Reference : <https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org>

**Disabling speculative execution patches**

You can consider disabling system patches for speculative execution related vulnerabilities such as Meltdown and Spectre for performance. If that is doable in your system.

Kernel.org documentation : <https://www.kernel.org/doc/html/latest/admin-guide/kernel-parameters.html>

Red Hat Enterprise documentation : <https://access.redhat.com/articles/331301>

Meltdown paper : <https://meltdownattack.com/meltdown.pdf>

Spectre paper : <https://spectreattack.com/spectre.pdf>

**ESTIMATED LIMITS : HOW MANY IFs ARE TOO MANY ?**

As for max number of entries in BTBs, there are estimations made by stress testing the BTB with sequences of branch instructions :

Intel Xeon Gold 6342 -> roughly 4K  
AMD EPYC 7713 -> roughly 3K

Reference : [Marek Makowski's article on Cloudflare](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### CACHE MEMORY REALM

#### CACHE MEMORY VS SYSTEM MEMORY

System memory is made of DRAM cells. Cache memory on the other hand are made of SRAM cells which is much faster than DRAMs. But also they are more expensive:

DRAM used in system memories

SRAM used in cache memories

Access time : 50-150 nanoseconds due to capacitor charged/discharged times and other steps

Cost : Expensive in the price due to 6 transistors

Reference : Ulrich Drepper's [What every programmer should know about memory](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

#### CACHE ORGANISATION

Caches are organised in multiple levels. As you go up in that hierarchy, the capacity increases. Therefore **LLC** term used to indicate the last level of cache.

3 level caches are currently the most common ones. Intel [Broadwell architecture](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) had 4 level caches in the past. Also upcoming AMD CPUs may come with 4 level of caches.

**Cache line size** : is the unit of data transfer between the cache and the system memory. It is typically 64 bytes. And the caches are organised according to the cache line size.

All the mentioned caches still now have data caches. But there is also **instruction cache** (I-Cache) which store program instructions rather than data to improve throughput of CPU frontend.

In case of a cache hit, the latency is typically single digit nanoseconds. And in case of a cache miss, we need a round trip to the system memory and total latency becomes 3 digit nanoseconds.

Intel [Optimization Manual 3.7](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) describes **prefetching**. Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction `prefetch` to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial : [Daniel Lemire's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

#### HARDWARE AND SOFTWARE PREFETCHING

Intel [Optimization Manual 3.7](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) describes **prefetching**. Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction `prefetch` to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial : [Daniel Lemire's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

Intel [Optimization Manual 3.7](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) describes **prefetching**. Hardware prefetchers prefetch data and instruction to cache lines automatically. Developers can also use instruction `prefetch` to prefetch data explicitly. That is called as software prefetching. However performance improvement by using software prefetcher is controversial : [Daniel Lemire's article](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org)

### SYSTEM MEMORY REALM

#### DOR RAMs

DOR RAMs are the most common commodity hardware as system memory.

They are found in forms of DIMMs (Dual inline memory modules) / RAMSticks.

**Organisation**


System memory / RAM is organised as collection of ranks.

Each rank has banks which are collection of DRAM cells per bit.

**DRAM refreshes**

DRAM circuits use capacitors which lose their charge over time. (See the cache memory realm) So RAMs have to refresh their DRAM cells periodically.

As for DORA, refreshing is rank-level which means the other banks in the same rank become inaccessible. DORs come with [aggr-bank-refresh](https://www.intel.com/content/dam/develop/external/us/en/documents/skylake-server-on-en-wikipedia.org) feature which allows a more fine-grained bank-level refresh. Therefore it can offer a higher throughput.



A DIMM. Click for image source

RANK : RANK 0, RANK 1, RANK 2, RANK 3, RANK 4, RANK 5, RANK 6, RANK 7, RANK 8, RANK 9, RANK 10, RANK 11, RANK 12, RANK 13, RANK 14, RANK 15, RANK 16, RANK 17, RANK 18, RANK 19, RANK 20, RANK 21, RANK 22, RANK 23, RANK 24, RANK 25, RANK 26, RANK 27, RANK 28, RANK 29, RANK 30, RANK 31, RANK 32, RANK 33, RANK 34, RANK 35, RANK 36, RANK 37, RANK 38, RANK 39, RANK 40, RANK 41, RANK 42, RANK 43, RANK 44, RANK 45, RANK 46, RANK 47, RANK 48, RANK 49, RANK 50, RANK 51, RANK 52, RANK 53, RANK 54, RANK 55, RANK 56, RANK 57, RANK 58, RANK 59, RANK 60, RANK 61, RANK 62, RANK 63, RANK 64, RANK 65, RANK 66, RANK 67, RANK 68, RANK 69, RANK 70, RANK 71, RANK 72, RANK 73, RANK 74, RANK 75, RANK 76, RANK 77, RANK 78, RANK 79, RANK 80, RANK 81, RANK 82, RANK 83, RANK 84, RANK 85, RANK 86, RANK 87, RANK 88, RANK 89, RANK 90, RANK 91, RANK 92, RANK 93, RANK 94, RANK 95, RANK 96, RANK 97, RANK 98, RANK 99, RANK 100, RANK 101, RANK 102, RANK 103, RANK 104, RANK 105, RANK 106, RANK 107, RANK 108, RANK 109, RANK 110, RANK 111, RANK 112, RANK 113, RANK 114, RANK 115, RANK 116, RANK 117, RANK 118, RANK 119, RANK 120, RANK 121, RANK 122, RANK 123, RANK 124, RANK 125, RANK 126, RANK 127, RANK 128, RANK 129, RANK 130, RANK 131, RANK 132, RANK 133, RANK 134, RANK 135, RANK 136, RANK 137, RANK 138, RANK 139, RANK 140, RANK 141, RANK 142, RANK 143, RANK 144, RANK 145, RANK 146, RANK 147, RANK 148, RANK 149, RANK 150, RANK 151, RANK 152, RANK 153, RANK 154, RANK 155, RANK 156, RANK 157, RANK 158, RANK 159, RANK 160, RANK 161, RANK 162, RANK 163, RANK 164, RANK 165, RANK 166, RANK 167, RANK 168, RANK 169, RANK 170, RANK 171, RANK 172, RANK 173, RANK 174, RANK 175, RANK 176, RANK 177, RANK 178, RANK 179, RANK 180, RANK 181, RANK 182, RANK 183, RANK 184, RANK 185, RANK 186, RANK 187, RANK 188, RANK 189, RANK 190, RANK 191, RANK 192, RANK 193, RANK 194, RANK 195, RANK 196, RANK 197, RANK 198, RANK 199, RANK 200, RANK 201, RANK 202, RANK 203, RANK 204, RANK 205, RANK 206, RANK 207, RANK 208, RANK 209, RANK 210, RANK 211, RANK 212, RANK 213, RANK 214, RANK 215, RANK 216, RANK 217, RANK 218, RANK 219, RANK 220, RANK 221, RANK 222, RANK 223, RANK 224, RANK 225, RANK 226, RANK 227, RANK 228, RANK 229, RANK 230, RANK 231, RANK 232, RANK 233, RANK 234, RANK 235, RANK 236, RANK 237, RANK 238, RANK 239, RANK 240, RANK 241, RANK 242, RANK 243, RANK 244, RANK 245, RANK 246, RANK 247, RANK 248, RANK 249, RANK 250, RANK 251, RANK 252, RANK 253, RANK 254, RANK 255, RANK 256, RANK 257, RANK 258, RANK 259, RANK 260, RANK 261, RANK 262, RANK 263, RANK 264, RANK 265, RANK 266, RANK 267, RANK 268, RANK 269, RANK 270, RANK 271, RANK 272, RANK 273, RANK 274, RANK 275, RANK 276, RANK 277, RANK 278, RANK 279, RANK 280, RANK 281, RANK 282, RANK 283, RANK 284, RANK 285, RANK 286, RANK 287, RANK 288, RANK 289, RANK 290, RANK 291, RANK 292, RANK 293, RANK 294, RANK 295, RANK 296, RANK 297, RANK 298, RANK 299, RANK 300, RANK 301, RANK 302, RANK 303, RANK 304, RANK 305, RANK 306, RANK 307, RANK 308, RANK 309, RANK 310, RANK 311, RANK 312, RANK 313, RANK 314, RANK 315, RANK 316, RANK 317, RANK 318, RANK 319, RANK 320, RANK 321, RANK 322, RANK 323, RANK 324, RANK 325, RANK 326, RANK 327, RANK 328, RANK 329, RANK 330, RANK 331, RANK 332, RANK 333, RANK 334, RANK 335, RANK 336, RANK 337, RANK 338, RANK 339, RANK 340, RANK 341, RANK 342, RANK 343, RANK 344, RANK 345, RANK 346, RANK 347, RANK 348, RANK 349, RANK 350, RANK 351, RANK 352, RANK 353, RANK 354, RANK 355, RANK 356, RANK 357, RANK 358, RANK 359, RANK 360, RANK 361, RANK 362, RANK 363, RANK 364, RANK 365, RANK 366, RANK 367, RANK 368, RANK 369, RANK 370, RANK 371, RANK 372, RANK 373, RANK 374, RANK 375, RANK 376, RANK 377, RANK 378, RANK 379, RANK 380, RANK 381, RANK 382, RANK 383, RANK 384, RANK 385, RANK 386, RANK 387, RANK 388, RANK 389, RANK 390, RANK 391, RANK 392, RANK 393, RANK 394, RANK 395, RANK 396, RANK 397, RANK 398, RANK 399, RANK 400, RANK 401, RANK 402, RANK 403, RANK 404, RANK 405, RANK 406, RANK 407, RANK 408, RANK 409, RANK 410, RANK 411, RANK 412, RANK 413, RANK 414, RANK 415, RANK 416, RANK 417, RANK 418, RANK 419, RANK 420, RANK 421, RANK 422, RANK 423, RANK 424, RANK 425, RANK 426, RANK 427, RANK