Приложение

Листинги лог файла и файла описания ресурсов

Листинг 1 – Лог файл

38 INFO: [CF2BD 82-28] cf2xd finished successfully

```
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
                Reports: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/reports/link
                Log files: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/logs/link
 4 NFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/
                    vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin.link_summary, at Mon Dec 20 01:10:55 2021
 5 NFO: [v++60-1316] Initiating connection to rulecheck server, at Mon Dec 20 01:10:56 2021
     INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                    rtl_kernel_wizard_0/_x/reports/link/v++_link_vinc_guidance.html', at Mon Dec 20 01:11:12 2021
      INFO: \ [v^{++} \ 60-895] \qquad Target \ platform: \ / \ opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_20180_2/xilinx_u200_xdma_201
      INFO: [v++ 60-1578] This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/
                    xilinx_u200_xdma_201830_2.dsa
     INFO: [v++ 74-74] Compiler Version string: 2020.2
10 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
11 INFO: [v++ 60-629] Linking for hardware target
12 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
13 INFO: [v++ 60-1332] Run 'run_link' status: Not started
14 INFO: [v++ 60-1443] [01:11:52] Run run_link: Step system_link: Started
15 NFO: [v++ 60-1453] Command Line: system_link —xo /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                    rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo ---config /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/
                    rtl_kernel_wizard_0/_x/link/int/syslinkConfig.ini —xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/
                    xilinx_u200_xdma_201830_2.xpfm — target hw —output_dir /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
                    rtl_kernel_wizard_0/_x/link/int —temp_dir_/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0
                    / x/link/sys link
16 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/
                    run link
17 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Dec 20 01:12:02 2021
18 NFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/
      INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/
                     _x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
20 INFO: [SYSTEM_LINK 82-38] [01:12:05] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0 -sds-pf/
                    iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/sys\_link/xilinx\_u200\_xdma\_201830\_2.
                    hpfm -clkid 0 -ip /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/iprepo/
                    mycompany\_com\_kernel\_rtl\_kernel\_wizard\_0\_1\_0\_rtl\_kernel\_wizard\_0\_0\_o\_/iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Alveo\_lab1\_kernels/src/workspace/Al
                     vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
21 INFO: [SYSTEM_LINK 82-37] [01:12:29] build_xd_ip_db finished successfully
      Time (s): cpu = 00:00:21; elapsed = 00:00:25. Memory (MB): peak = 1557.898; gain = 0.000; free physical = 10476; free virtual =
      INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
24 INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7072/workspace/
                    Alveo\_labl\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml
     INFO: [SYSTEM LINK 82-38] [01:12:30] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk rtl_kernel_wizard_0:1:vinc0-slr_vinc0:
                    rtl\_kernel\_wizard\_0 / \_x / link / sys\_link / \_sysl / . cdb / xd\_ip\_db . xml - o / iu\_home / iu7072 / workspace / Alveo\_lab1\_kernels / src / alveo\_lab1\_kernels / al
                     vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
26 INFO: [CFGEN 83-0] Kernel Specs:
27 NFO: [CFGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
     INFO: [CFGEN 83-0] Port Specs:
29 NFO: [CFGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: DDR[3]
30 INFO: [CFGEN 83-0] SLR Specs:
31 INFO: [CFGEN 83-0] instance: vinc0, SLR: SLR2
32 INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[3] for directive vinc0.m00_axi:DDR[3]
33
     INFO: [SYSTEM_LINK 82-37] [01:12:48] cfgen finished successfully
34 Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1557.898 ; gain = 0.000 ; free physical = 9897 ; free virtual =
                    165661
35 NFO: [SYSTEM_LINK 82-52] Create top-level block diagram
      INFO: [SYSTEM_LINK 82-38] [01:12:48] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd —linux —trace_buffer 1024 —input_file
                   iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml
                    ---ip_db /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rt1_kernel/rt1_kernel_wizard_0/_x/link/sys_link/_sysl/.cdb/
                    xd\_ip\_db.xml ---cf\_name\_dr\_--working\_dir\_/iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rt1\_kernel/rt1\_kernel\_wizard\_0/\_xd_name_dr_--working\_dir\_/iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rt1\_kernel/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/rt1\_kernel-/r
                    /link/sys_link/_sys1/.xsd —temp_dir /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/
                    link/sys_link —output_dir /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int —
                    target_bd pfm_dynamic.bd
37 NFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/
                     vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7072/workspace/Alveo_lab1_kernels/
                     src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
```

```
39 NFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/iu7072/workspace/
           Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/sys_link/_sysl/.xsd
40 INFO: [CF2BD 82-28] cf_xsd finished successfully
41 NFO: [SYSTEM_LINK 82-37] [01:13:00] cf2bd finished successfully
42 Time (s): cpu = 00:00:08; elapsed = 00:00:12. Memory (MB): peak = 1557.898; gain = 0.000; free physical = 11761; free virtual =
           167528
43 INFO: [v++ 60-1441] [01:13:00] Run run_link: Step system_link: Completed
   Time (s): cpu = 00:00:59; elapsed = 00:01:09. Memory (MB): peak = 1585.129; gain = 0.000; free physical = 11777; free virtual =
          167540
45 INFO: [v++ 60-1443] [01:13:00] Run run link: Step cf2sw: Started
46 NFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x
           /link/int/sdsl.dat-rtd-/iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int/cf2sw.
           rtd -nofilter /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/cf2sw_full.rtd -
           xclbin /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/xclbin_orig.xml-o/
           iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/xclbin_orig.1.xml
47 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/
           run link
48 INFO: [v++ 60-1441] [01:13:13] Run run link: Step cf2sw: Completed
49 Time (s): cpu = 00:00:10; elapsed = 00:00:13. Memory (MB): peak = 1585.129; gain = 0.000; free physical = 9336; free virtual =
          165089
50 INFO: [v++ 60-1443] [01:13:13] Run run_link: Step rtd2_system_diagram: Started
51 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/
           run_link
53 INFO: [v++ 60-1441] [01:13:20] Run run_link: Step rtd2_system_diagram: Completed
   Time (s): cpu = 00:00:00; elapsed = 00:00:08 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 8380 ; free virtual =
          164133
55 NFO: [v++ 60-1443] [01:13:20] Run run_link: Step vpl: Started
56 INFO: [v++ 60-1453] Command Line: vpl-t hw-f xilinx_u200_xdma_201830_2 --remote_ip_cache /iu_home/iu7072/workspace/
           src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int \\ --log\_dir \\ /iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel
           rtl_kernel_wizard_0/_x/logs/link --report_dir /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
           rtl_kernel_wizard_0/_x/reports/link --config /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
           rtl_kernel_wizard_0/_x/link/int/vplConfig.ini -k /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/
           rtl_kernel_wizard_0/_x/link/int/kernel_info.dat —webtalk_flag Vitis —temp_dir /iu_home/iu7072/workspace/Alveo_lab1_kernels/src
           /vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link —no-info —iprepo /iu_home/iu7072/workspace/Alveo_labl_kernels/src/
           vitis rtl kernel/rtl kernel wizard 0 / x/link/int/xo/ip repo/mycompany com kernel rtl kernel wizard 0 1 0 ---messageDb /iu home/
           iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/run_link/vpl.pb /iu_home/iu7072/workspace/
           Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int/dr.bd.tcl
   INFO: [v++60-1454] \ Run \ Directory: \\ /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_kernel_wizard_0/_x/link/rtl_ke
           run_link
58
    ***** vpl v2020.2 (64-bit)
59
     **** SW Build (by xbuild) on 2020-11-18-05:13:29
60
         ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
61
62
   INFO: [VPL 60-839] Read in kernel information from file '/iu home/iu7072/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
63
           rtl kernel_wizard_0/_x/link/int/kernel_info.dat'.
64 NFO: [VPL 74-74] Compiler Version string: 2020.2
65 NFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
   INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
           rtl_kernel_wizard_0/_x/link/vivado/vpl/.local/hw_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
68 [01:18:24] Run vpl: Step create_project: Started
   Creating Vivado project.
70 [01:18:51] Run vpl: Step create_project: Completed
   [01:18:51] Run vpl: Step create_bd: Started
71
   [01:20:31] Run vpl: Step create_bd: RUNNING...
73 [01:22:10] Run vpl: Step create_bd: RUNNING...
   [01:23:53] Run vpl: Step create_bd: RUNNING...
74
75 [01:25:50] Run vpl: Step create_bd: RUNNING...
76
   [01:27:22] Run vpl: Step create_bd: RUNNING...
77
   [01:28:07] Run vpl: Step create_bd: Completed
78
   [01:28:07] Run vpl: Step update_bd: Started
79 [01:28:09] Run vpl: Step update bd: Completed
80 [01:28:09] Run vpl: Step generate_target: Started
81 [01:29:53] Run vpl: Step generate_target: RUNNING...
82 [01:31:44] Run vpl: Step generate_target: RUNNING...
83
   \hbox{\tt [01:33:22] Run vpl: Step generate\_target: RUNNING...}
84 [01:35:13] Run vpl: Step generate_target: RUNNING...
85
   [01:37:04] Run vpl: Step generate target: RUNNING...
86 [01:39:11] Run vpl: Step generate_target: Completed
   [01:39:11] Run vpl: Step config_hw_runs: Started
88 [01:39:12] Run vpl: Step generate_target: RUNNING...
89
   [01:41:00] Run vpl: Step config hw runs: Completed
90 [01:41:00] Run vpl: Step synth: Started
91 [01:44:18] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
92
   [01:45:31] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
93 [01:46:48] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
   [01:47:50] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
94
   [01:48:46] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
96 [01:49:28] Block-level synthesis in progress, 1 of 66 jobs complete, 7 jobs running.
```

```
97 [01:50:14] Block-level synthesis in progress, 6 of 66 jobs complete, 2 jobs running.
    [01:50:51] Block-level synthesis in progress, 6 of 66 jobs complete, 4 jobs running.
    [01:51:34] Block-level synthesis in progress, 6 of 66 jobs complete, 8 jobs running.
100
    [01:52:20] Block-level synthesis in progress, 8 of 66 jobs complete, 6 jobs running.
    [01:53:25] Block-level synthesis in progress, 8 of 66 jobs complete, 7 jobs running.
101
    [01:54:07] Block-level synthesis in progress, 8 of 66 jobs complete, 8 jobs running.
    [01:54:55] Block-level synthesis in progress, 8 of 66 jobs complete, 8 jobs running.
    [01:55:42] Block-level synthesis in progress, 8 of 66 jobs complete, 8 jobs running.
105
    [01:56:32] Block-level synthesis in progress, 8 of 66 jobs complete, 8 jobs running.
    [01:57:23] Block-level synthesis in progress, 8 of 66 jobs complete, 8 jobs running.
106
    [01:58:26] Block-level synthesis in progress, 14 of 66 jobs complete, 2 jobs running.
107
    [01:59:09] Block—level synthesis in progress, 14 of 66 jobs complete, 5 jobs running.
108
109
    [01:59:46] Block-level synthesis in progress, 14 of 66 jobs complete, 8 jobs running.
    [02:00:33] Block-level synthesis in progress, 15 of 66 jobs complete, 7 jobs running.
110
111
    [02:01:25] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
    [02:02:04] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
113
    [02:02:44] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
    [02:03:28] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
    [02:04:09] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
115
    [02:04:52] Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
116
    [02:05:31] Block—level synthesis in progress, 16 of 66 jobs complete, 7 jobs running.
117
118
    [02:06:13] Block-level synthesis in progress, 19 of 66 jobs complete, 5 jobs running.
119
    [02:06:53] Block-level synthesis in progress, 19 of 66 jobs complete, 6 jobs running.
120
    [02:07:35] Block-level synthesis in progress, 19 of 66 jobs complete, 8 jobs running.
    [02:08:20] Block-level synthesis in progress, 20 of 66 jobs complete, 7 jobs running.
    [02:09:15] Block-level synthesis in progress, 20 of 66 jobs complete, 8 jobs running.
    [02:09:53] Block-level synthesis in progress, 21 of 66 jobs complete, 7 jobs running.
    [02:10:37] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
124
   [02:11:17] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
125
    [02:11:58] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
126
127
    [02:12:37] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
128
    [02:13:35] Block-level synthesis in progress, 22 of 66 jobs complete, 7 jobs running.
129
    [02:14:20] Block-level synthesis in progress, 23 of 66 jobs complete, 6 jobs running.
    [02:15:09] Block-level synthesis in progress, 24 of 66 jobs complete, 7 jobs running.
130
131
    [02:15:48] Block-level synthesis in progress, 24 of 66 jobs complete, 8 jobs running.
    [02:16:31] Block-level synthesis in progress, 25 of 66 jobs complete, 7 jobs running.
133
    [02:17:11] Block-level synthesis in progress, 26 of 66 jobs complete, 7 jobs running.
   [02:17:56] Block-level synthesis in progress, 27 of 66 jobs complete, 6 jobs running.
134
    [02:18:39] Block-level synthesis in progress, 27 of 66 jobs complete, 7 jobs running.
135
    [02:19:26] Block-level synthesis in progress, 27 of 66 jobs complete, 8 jobs running.
136
137
    [02:20:08] Block-level synthesis in progress, 27 of 66 jobs complete, 8 jobs running.
138
    [02:20:54] Block-level synthesis in progress, 27 of 66 jobs complete, 8 jobs running.
    [02:21:38] Block-level synthesis in progress, 28 of 66 jobs complete, 7 jobs running.
139
    [02:22:19] Block-level synthesis in progress, 29 of 66 jobs complete, 6 jobs running.
140
    [02:23:03] Block-level synthesis in progress, 29 of 66 jobs complete, 7 jobs running.
    [02:23:48] Block-level synthesis in progress, 31 of 66 jobs complete, 6 jobs running.
142
    [02:24:30] Block-level synthesis in progress, 31 of 66 jobs complete, 6 jobs running.
    [02:25:12] Block-level synthesis in progress, 32 of 66 jobs complete, 7 jobs running.
144
    [02{:}25{:}52] \ Block-level \ synthesis \ in \ progress \,, \ 33 \ of \ 66 \ jobs \ complete \,, \ 6 \ jobs \ running \,.
145
146
    [02:26:43] \ \ Block-level \ \ synthesis \ \ in \ \ progress \ , \ 35 \ \ of \ 66 \ \ jobs \ \ complete \ , \ 5 \ \ jobs \ \ running \ .
147
    [02:27:24] Block-level synthesis in progress, 36 of 66 jobs complete, 7 jobs running.
    [02:28:06] Block-level synthesis in progress, 37 of 66 jobs complete, 6 jobs running.
148
    [02:28:46] Block-level synthesis in progress, 37 of 66 jobs complete, 7 jobs running.
149
    [02:29:26] Block-level synthesis in progress, 38 of 66 jobs complete, 7 jobs running.
    [02:30:08] Block-level synthesis in progress, 39 of 66 jobs complete, 6 jobs running.
    [02:30:49] Block-level synthesis in progress, 39 of 66 jobs complete, 7 jobs running.
152
    [02:31:32] Block-level synthesis in progress, 41 of 66 jobs complete, 6 jobs running.
153
    [02:32:15] Block-level synthesis in progress, 43 of 66 jobs complete, 4 jobs running.
154
    [02{:}32{:}59] \ Block-level \ synthesis \ in \ progress \,, \ 43 \ of \ 66 \ jobs \ complete \,, \ 7 \ jobs \ running \,.
155
156
    [02:33:40] Block—level synthesis in progress, 45 of 66 jobs complete, 6 jobs running.
    [02:34:25] Block-level synthesis in progress, 47 of 66 jobs complete, 5 jobs running.
157
    [02:35:07] Block-level synthesis in progress, 47 of 66 jobs complete, 6 jobs running.
158
    [02:35:54] Block-level synthesis in progress, 47 of 66 jobs complete, 8 jobs running.
159
    [02:36:39] Block-level synthesis in progress, 49 of 66 jobs complete, 6 jobs running.
160
    [02:37:25] Block—level synthesis in progress, 49 of 66 jobs complete, 8 jobs running.
161
    [02:38:05] Block-level synthesis in progress, 50 of 66 jobs complete, 7 jobs running.
162
    [02:38:44] Block-level synthesis in progress, 51 of 66 jobs complete, 6 jobs running.
163
    [02:39:30] Block-level synthesis in progress, 51 of 66 jobs complete, 8 jobs running.
164
165
    [02:40:11] Block—level synthesis in progress, 54 of 66 jobs complete, 5 jobs running.
166
    [02:40:55] Block-level synthesis in progress, 55 of 66 jobs complete, 4 jobs running.
    [02:41:36] Block-level synthesis in progress, 56 of 66 jobs complete, 6 jobs running.
167
    [02:42:21] Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
    [02:43:04] Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
    [02:43:51] Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
    [02:44:38] Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
171
   [02:45:23] Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
172
    [02:46:08] Block-level synthesis in progress, 58 of 66 jobs complete, 5 jobs running.
173
    [02:46:55] Block-level synthesis in progress, 59 of 66 jobs complete, 4 jobs running.
174
175
    [02:47:38] \ \ Block-level \ \ synthesis \ \ in \ \ progress \ , \ 59 \ \ of \ 66 \ \ jobs \ \ complete \ , \ 4 \ \ jobs \ \ running \ .
    [02:48:24] Block-level synthesis in progress, 59 of 66 jobs complete, 4 jobs running.
176
    [02:49:07] Block-level synthesis in progress, 59 of 66 jobs complete, 4 jobs running.
    [02:49:54] Block-level synthesis in progress, 61 of 66 jobs complete, 2 jobs running.
```

```
179 [02:50:39] Block-level synthesis in progress. 61 of 66 jobs complete, 2 jobs running.
180 [02:51:25] Block-level synthesis in progress, 61 of 66 jobs complete, 4 jobs running.
181 [02:52:15] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
   [02:53:07] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
182
183 [02:53:53] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [02:54:39] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
   [02:55:23] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
186 [02:56:11] Block-level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
   [02:56:51] Block—level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
188 [02:57:39] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
189
   [02:58:21] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
190 [02:59:05] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
191
    [02:59:51] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
192 [03:00:40] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
193
    [03:01:24] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:02:27] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:03:36] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:04:42] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:05:36] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:06:17] \ \ Block-level \ \ synthesis \ \ in \ \ progress \,, \ \ 65 \ \ of \ \ 66 \ \ jobs \ \ complete \,, \ \ 1 \ \ job \ \ running \,.
198
199
   [03:07:15] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
200
    [03:08:00] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:09:08] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
201
202
    [03:09:52] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
   [03:10:41] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [03:11:24] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
   [03:12:04] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
   [03:12:47] Top-level synthesis in progress.
206
207 [03:13:35] Top-level synthesis in progress.
208 [03:14:16] Top-level synthesis in progress.
209
    [03:14:57] Top-level synthesis in progress.
210 [03:15:38] Top-level synthesis in progress.
211
   [03:16:24] Top-level synthesis in progress.
212 [03:17:04] Top-level synthesis in progress.
    [03:17:47] Top-level synthesis in progress.
   [03:18:29] Top-level synthesis in progress.
215 [03:19:15] Top-level synthesis in progress.
216 [03:19:59] Top-level synthesis in progress.
217
   [03:20:41] Top-level synthesis in progress.
218
    [03:21:20] Top-level synthesis in progress.
219 [03:22:08] Run vpl: Step synth: Completed
220
    [03:22:08] Run vpl: Step impl: Started
221 [04:08:58] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 55m 27s
222
223 [04:08:58] Starting logic optimization ..
   [04:14:05] Phase 1 Generate And Synthesize MIG Cores
224
   [04:50:07] Phase 2 Generate And Synthesize Debug Cores
226 [05:16:34] Phase 3 Retarget
227
   [05:19:23] Phase 4 Constant propagation
228 [05:20:43] Phase 5 Sweep
229
    [05:26:54] Phase 6 BUFG optimization
230 [05:29:01] Phase 7 Shift Register Optimization
    [05:30:27] Phase 8 Post Processing Netlist
231
232 [05:46:10] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 01h 37m 12s
234 [05:46:10] Starting logic placement...
   [05:51:27] Phase 1 Placer Initialization
235
    [05:51:27] Phase 1.1 Placer Initialization Netlist Sorting
236
237 [06:05:14] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
    [06:15:29] Phase 1.3 Build Placer Netlist Model
238
239 [06:27:04] Phase 1.4 Constrain Clocks/Macros
    [06:28:24] Phase 2 Global Placement
240
    [06:28:24] Phase 2.1 Floorplanning
   [06:31:46] Phase 2.1.1 Partition Driven Placement
243 [06:31:46] Phase 2.1.1.1 PBP: Partition Driven Placement
244 [06:33:54] Phase 2.1.1.2 PBP: Clock Region Placement
245
   [06:38:04] Phase 2.1.1.3 PBP: Compute Congestion
246 [06:38:04] Phase 2.1.1.4 PBP: UpdateTiming
247
    [06:40:04] Phase 2.1.1.5 PBP: Add part constraints
248 [06:40:44] Phase 2.2 Update Timing before SLR Path Opt
    [06:41:25] Phase 2.3 Global Placement Core
249
250 [07:11:56] Phase 2.3.1 Physical Synthesis In Placer
    [07:23:39] Phase 3 Detail Placement
252 [07:23:39] Phase 3.1 Commit Multi Column Macros
253 [07:24:19] Phase 3.2 Commit Most Macros & LUTRAMs
254 [07:29:05] Phase 3.3 Small Shape DP
255 [07:29:05] Phase 3 3 1 Small Shape Clustering
256
    [07:31:10] Phase 3.3.2 Flow Legalize Slice Clusters
257
   [07:31:53] Phase 3.3.3 Slice Area Swap
    [07:36:02] Phase 3.4 Place Remaining
258
    [07:36:42] Phase 3.5 Re-assign LUT pins
260 [07:38:02] Phase 3.6 Pipeline Register Optimization
```

```
261 [07:38:02] Phase 3.7 Fast Optimization
262 [07:42:07] Phase 4 Post Placement Optimization and Clean-Up
263 [07:42:07] Phase 4.1 Post Commit Optimization
264
      [07:50:21] Phase 4.1.1 Post Placement Optimization
265 [07:51:02] Phase 4.1.1.1 BUFG Insertion
      [07:51:02] Phase 1 Physical Synthesis Initialization
      [07:53:46] Phase 4.1.1.2 BUFG Replication
268
      [07:57:11] Phase 4.1.1.3 Replication
      [08:03:31] Phase 4.2 Post Placement Cleanup
269
      [08:04:13] Phase 4.3 Placer Reporting
270
271
      [08:04:13] Phase 4.3.1 Print Estimated Congestion
      [08:05:36] Phase 4.4 Final Placement Cleanup
272
273
       [09:12:03] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 25m 53s
274
275
       [09:12:03] Starting logic routing ..
      [09:16:57] Phase 1 Build RT Design
277
       [09:26:37] Phase 2 Router Initialization
278
      [09:26:37] Phase 2.1 Fix Topology Constraints
      [09:27:19] Phase 2.2 Pre Route Cleanup
279
280 [09:27:19] Phase 2.3 Global Clock Net Routing
281 [09:29:23] Phase 2.4 Update Timing
282
      [09:41:01] Phase 2.5 Update Timing for Bus Skew
283 [09:41:01] Phase 2.5.1 Update Timing
284
      [09:45:51] Phase 3 Initial Routing
285 [09:45:51] Phase 3.1 Global Routing
      [09:50:29] Phase 4 Rip-up And Reroute
287
      [09:50:29] Phase 4.1 Global Iteration 0
      [10:09:43] Phase 4.2 Global Iteration 1
288
289 [10:15:12] Phase 4.3 Global Iteration 2
290 [10:19:52] Phase 5 Delay and Skew Optimization
291
      [10:19:52] Phase 5.1 Delay CleanUp
292 [10:19:52] Phase 5.1.1 Update Timing
293
      [10:25:14] Phase 5.2 Clock Skew Optimization
294 [10:25:55] Phase 6 Post Hold Fix
295
      [10:25:55] Phase 6.1 Hold Fix Iter
      [10:25:55] Phase 6.1.1 Update Timing
      [10:30:36] Phase 7 Route finalize
297
      [10:31:18] Phase 8 Verifying routed nets
298
299 [10:31:58] Phase 9 Depositing Routes
300
      [10:36:19] Phase 10 Route finalize
301 [10:37:01] Phase 11 Post Router Timing
302
      [10:43:14] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 31m 11s
304
      [10:43:14] Starting bitstream generation..
305 [12:30:45] Creating bitmap...
306 [13:14:36] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
      [13:14:36] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 31m 22s
308 [13:18:52] Run vpl: Step impl: Completed
309
      [13:19:06] Run vpl: FINISHED. Run Status: impl Complete!
310 NFO: [v++ 60-1441] [13:19:40] Run run_link: Step vpl: Completed
      Time (s): cpu = 00:45:29 ; elapsed = 12:06:20 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 65124 ; free virtual =
311
               167443
312 NFO: [v++ 60-1443] [13:19:40] Run run_link: Step rtdgen: Started
313 INFO: [v++ 60-1453] Command Line: rtdgen
314 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/
               run link
315 NFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
316 NFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL CLK' in the xclbin
317 NFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system
                clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
318 NFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/
                link/int/address_map.xml -sdsl /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int
                /sdsl.dat -xclbin /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/xclbin_orig.
                xml -rtd /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc.rtd -o /iu_home/
                iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int/vinc.xml
319 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
320 NFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:/iu_home/iu7072/workspace/
                Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc.rtd
321
      Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int/systemDiagramModelSlrBaseAddress.json
322
      INFO: [v++ 60-1618] Launching
323 NFO: [v++ 60-1441] [13:19:54] Run run_link: Step rtdgen: Completed
324
      Time (s): cpu = 00:00:12; elapsed = 00:00:14. Memory (MB): peak = 1585.129; gain = 0.000; free physical = 65139; free virtual =
325
      INFO: [v++ 60-1443] [13:19:54] Run run link: Step xclbinutil: Started
326 NFO: [v++ 60-1453] Command Line: xclbinutil —add-section DEBUG IP LAYOUT: JSON: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/
                vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/int/debug\_ip\_layout.rtd\\ ---add-section\\ BITSTREAM:RAW:/iu\_home/iu7072/workspace/link/int/debug\_ip\_layout.rtd\\ ---add-section\\ ---add
                dfx\_enable: \textbf{true} ---add-section: JSON:/iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel/rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_rtl\_kernel-wizard\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/\_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/loops/src/vitis\_0/_x/lo
                link/int/vinc.rtd —append-section :JSON:/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/
                 _x/link/int/appendSection.rtd —add-section CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/
                 vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc_xml.rtd —add-section BUILD_METADATA: JSON:/iu_home/iu7072/workspace/
```

```
Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/x/link/int/vinc build.rtd —add—section EMBEDDED METADATA;RAW:/
              iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc.xml —add-section
              SYSTEM_METADATA:RAW:/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/
              systemDiagramModelSlrBaseAddress.json —output /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
              rtl_kernel_wizard_0 /./ vinc . xclbin
     INFO: \ [v++\ 60-1454] \ Run \ Directory: \ /iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard\_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rtl_kernel_wizard_0/\_x/link/rt
              run link
328
     XRT Build Version: 2.8.743 (2020.2)
                Build Date: 2020-11-16 00:19:11
329
                    Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
330
331
      Creating a default 'in-memory' xclbin image.
332
333
      Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
      Size : 440 bytes
334
335
      Format : JSON
336
      File : '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel_rtl_kernel_wizard_0/_x/link/int/debug_ip_layout.rtd'
337
      Section: 'BITSTREAM'(0) was successfully added.
338
      Size : 42618246 bytes
339
      Format : RAW
340
341
      File : '/iu home/iu7072/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/ x/link/int/partial.bit'
342
      Section: 'MEM_TOPOLOGY'(6) was successfully added.
343
344
      Format : JSON
      File : 'mem topology'
346
347
      Section: 'IP_LAYOUT'(8) was successfully added.
     Format : JSON
348
349 File : 'ip_layout'
350
351
      Section: 'CONNECTIVITY' (7) was successfully added.
352 Format : JSON
353
      File
               : 'connectivity'
354
355
      Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
356
      Size : 274 bytes
357
     Format : JSON
     File : '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc_xml.rtd'
358
359
      Section: 'BUILD_METADATA' (14) was successfully added.
360
      Size : 2912 bytes
361
362
      Format : JSON
      File : '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel_rtl_kernel_wizard_0/_x/link/int/vinc_build.rtd'
363
      Section: 'EMBEDDED_METADATA'(2) was successfully added.
365
      Size : 2754 bytes
366
367
      Format: RAW
     File : '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/vinc.xml'
368
369
370
      Section: 'SYSTEM METADATA' (22) was successfully added.
               : 5630 bytes
371
      Size
372
373
      File : '/iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/int/
              system Diagram Model Slr Base Address.\ js on
374
375 Section: 'IP LAYOUT' (8) was successfully appended to.
376 Format : JSON
     File : 'ip_layout'
377
378 Successfully wrote (42640169 bytes) to the output file: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
              rtl_kernel_wizard_0 /./ vinc . xclbin
379 Leaving xclbinutil.
     INFO: [v^{++} 60-1441] [13:19:57] Run run_link: Step xclbinutil: Completed
380
     Time (s): cpu = 00:00:00:057; elapsed = 00:00:03. Memory (MB): peak = 1585.129; gain = 0.000; free physical = 65007; free virtual
              = 167406
382 INFO: [v++ 60-1443] [13:19:57] Run run link: Step xclbinutilinfo: Started
383 NFO: [v++ 60-1453] Command Line: xclbinutil —quiet —force —info /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/
              rtl_kernel_wizard_0 /./vinc . xclbin . info — input /iu_home/iu7072/workspace/ Alveo_lab1_kernels/src/vitis_rtl_kernel/
              rtl_kernel_wizard_0 /./ vinc . xclbin
384 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7072/workspace/Alveo_labl_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/link/
              run_link
385 INFO: [v++ 60-1441] [13:20:01] Run run_link: Step xclbinutilinfo: Completed
386
     Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 65067 ; free virtual =
              167467
387 NFO: [v++ 60-1443] [13:20:01] Run run_link: Step generate_sc_driver: Started
388 INFO: [v++ 60-1453] Command Line:
     INFO: [v++ 60-1454] Run Directory: /iu home/iu7072/workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/ x/link/
389
              run link
390 NFO: [v++ 60-1441] [13:20:01] Run run_link: Step generate_sc_driver: Completed
391 Time (s): cpu = 00:00:00:00.01; elapsed = 00:00:00.00.5 . Memory (MB): peak = 1585.129; gain = 0.000; free physical = 65053; free
               virtual = 167454
392 NFO: [v++ 60-244] Generating system estimate report...
```

```
393 NFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
         rtl_kernel_wizard_0/_x/reports/link/system_estimate_vinc.xtxt
394 NFO: [v++ 60-586] Created /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rt1_kernel/rt1_kernel_wizard_0/vinc.ltx
395
   INFO: [v++ 60-586] Created ./vinc.xclbin
396 INFO: [v++60-1307] Run completed. Additional information can be found in:
397
        Guidance: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/reports/link/v++
             _link_vinc_guidance.html
398
        Timing Report: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/reports/link/imp/
             impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
        Vivado Log: /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/_x/logs/link/vivado.log
399
400
        Steps\ Log\ File:\ /iu\_home/iu7072/workspace/Alveo\_lab1\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_0/\_x/logs/link/link.steps.log
401
402
    INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command.
403
        vitis_analyzer /iu_home/iu7072/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin.link_summary
404
   INFO: [v++ 60-791] Total elapsed time: 12h 9m 31s
405 INFO: [v++60-1653] Closing dispatch client.
```

21

Листинг 2 – Файл описания ресурсов

```
XRT Build Version: 2.8.743 (2020.2)
          Build Date: 2020-11-16 00:19:11
3
             Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
   xclbin Information
      Generated by:
                                v^{++} (2020.2) on 2020-11-18-05:13:29
                                2.8.743
      Version:
10
      Kernels:
                                rtl_kernel_wizard_0
11
      Signature:
12
                                Bitstream
      Content:
      UUID (xclbin):
                                \scriptstyle da62d19b-3c9a-498a-98b6-98b5731a7b87
13
                                DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,
14
      Sections:
15
                                CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA,
16
                                EMBEDDED_METADATA, SYSTEM_METADATA,
17
                                {\tt GROUP\_CONNECTIVITY,\ GROUP\_TOPOLOGY}
18
19
   Hardware Platform (Shell) Information
20
21
                                xilinx
      Vendor:
22
                                u200
      Board:
23
      Name:
                                xdma
24
      Version:
                                201830.2
25
      Generated Version:
                                Vivado 2018.3 (SW Build: 2568420)
26
                                Tue Jun 25 06:55:20 2019
      FPGA Device:
                                xcu200
27
28
      Board Vendor:
                                xilinx.com
29
      Board Name:
                                xilinx.com:au200:1.0
      Board Part:
                                xilinx.com:au200:part0:1.0
30
31
      Platform VBNV:
                                xilinx u200 xdma 201830 2
32
      Static UUID:
                                c102e7af{-}b2b8{-}4381{-}992b{-}9a00cc3863eb
33
      Feature ROM TimeStamp: 1561465320
34
35
   Clocks
36
37
                  DATA_CLK
      Name:
38
      Index:
39
                 DATA
      Type:
      Frequency: 300 MHz
40
41
                  KERNEL_CLK
42
      Name:
43
      Index:\\
44
      Type:
                  KERNEL
45
      Frequency: 500 MHz
46
47
   Memory Configuration
48
49
      Name:
                     bank0
50
      Index:
                     0
                     MEM DDR4
51
      Type:
      Base Address: 0x400000000
52
53
      Address Size: 0x400000000
54
      Bank Used:
55
56
      Name:
                     bank1
57
      Index:
                    MEM DDR4
58
      Type:
      Base Address: 0x5000000000
59
60
      Address Size: 0x400000000
61
      Bank Used:
                     No
62
      Name:
64
      Index:
                     MEM DDR4
      Type:
      Base Address: 0x6000000000
66
67
      Address Size: 0x400000000
68
      Bank Used:
                     No
69
70
      Name:
                     bank3
71
      Index:
72
      Type:
                     MEM_DDR4
73
      Base Address: 0x7000000000
      Address Size: 0x400000000
75
      Bank Used:
                     Yes
76
77
                     PLRAM[0]
      Name:
78
      Index:
79
                     MFM DRAM
80
      Base Address: 0x3000000000
      Address Size: 0x20000
```

```
Bank Used:
82
                      No
83
84
       Name:
                     PLRAM[1]
85
       Index:
86
                     MEM DRAM
       Type:
       Base Address: 0x3000200000
87
       Address Size: 0x20000
89
       Bank Used:
90
                     PLRAM[2]
91
       Name:
92
       Index:
                     MEM DRAM
93
       Type:
94
       Base Address: 0x3000400000
95
       Address Size: 0x20000
96
       Bank Used:
97
98
    Kernel: rtl_kernel_wizard_0
99
100
    Definition
101
102
       Signature: \ rtl\_kernel\_wizard\_0 \ (uint \ num, \ \textbf{int}* \ axi00\_ptr0)
103
104
    Ports
105
106
       Port:
                       s_axi_control
107
       Mode:
                       slave
108
       Range (bytes): 0x1000
       Data Width:
                       32 bits
109
       Port Type:
                       addressable
110
111
112
       Port .
                       m00 axi
113
       Mode:
                       master
114
       Range (bytes):
                       115
       Data Width:
                       512 bits
116
       Port Type:
                       addressable
117
118
119
    Instance:
                      vinc0
120
       Base Address: 0x1e00000
121
122
       Argument:
123
       Register Offset:
                           0x010
124
                           s\_axi\_control
125
                           <not applicable>
       Memory:
126
                           axi00_ptr0
127
       Argument:
       Register Offset:
                           0x018
128
129
       Port:
                           m00 axi
                           bank3 (MEM DDR4)
130
       Memory:
131
132
    Generated By
133
134
                       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
135
136
       Command Line: v++ -config ./rtl_kernel_wizard_0_ex.cfg -connectivity.nk rtl_kernel_wizard_0:1:vinc0 -connectivity.slr vinc0:
             SLR2 —connectivity.sp vinc0.m00_axi:DDR[3] —input_files ./rtl_kernel_wizard_0.xo —link —optimize 0 —output ./vinc.xclbin
              ---platform_xilinx_u200_xdma_201830_2 ---report_level_0 ---target_hw ---vivado.prop_run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=
             Explore ---vivado.prop \ run.impl\_1.STEPS.PLACE\_DESIGN.ARGS.DIRECTIVE=Explore ---vivado.prop \ run.impl\_1.STEPS.PHYS\_OPT\_DESIGN.
             IS_ENABLED=true —vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore —vivado.prop run.impl_1.
             STEPS.ROUTE\_DESIGN.ARGS.DIRECTIVE = Explore
137
                       --config ./rtl_kernel_wizard_0_ex.cfg
138
                       ---connectivity.nk rtl_kernel_wizard_0:1:vinc0
                       -connectivity.slr vinc0:SLR2
139
140
                       ---connectivity.sp vinc0.m00_axi:DDR[3]
                       ---input_files ./rtl_kernel_wizard_0.xo
141
142
                       ---link
143
                      ---optimize 0
144
                       -output ./ vinc. xclbin
145
                       ---platform xilinx_u200_xdma_201830_2
146
                         -report_level 0
147
                       -target hw
                       ---vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                       ---vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
149
                      ---vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
150
                       ---vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
151
                      -\!-\!vivado.prop - run.impl\_1.STEPS.ROUTE\_DESIGN.ARGS.DIRECTIVE=Explore
152
153
154
    User Added Key Value Pairs
155
156
157
```