
Hongden Mene

1. Using some test cases, match these bit operations to their associated function:



a) Return x without trailing 1s (e.g. 11011111 becomes 11000000)

- b) Unset the  $n_{th}$  bit
- c) Return true if nth bit is set
- d) Return the minimum of x and y
- e) Return true if x and y have opposite signs
- 1). Return true if x is odd, false if x is even
- g) Return 0 if x is a power of 2 for x > 0

## Solution:

- 2. The following C "optimizations" are said to improve the performance of embedded systems. In reality, some of them are useless or even counterproductive on certain architectures. For each of the "optimizations" given,
  - Find out why it optimizes performance on some architectures
  - Find out if there are any targets on which it does not improve performance, or decreases performance
  - On the architectures on which it improves performance, how great is the improvement? (e.g., one instruction overall, one instruction per iteration of a loop, etc.) Is the improvement significant or trivial?

Here are the "optimizations":

- (a) Count down to zero, not up to N, in for() loops
- (b) Avoid the % operation
- (c) Use an 8-bit unsigned char whenever you have a value that you know won't go beyond 0-255 (e.g., some loop index variables)

(a) Court down to zero, not up to N

· Why it helps: Some CPUs (e.g., ARM) have decrement and test zero" instructions, soloop checks are cheaper.

· Where it doesn't hap: Modern compilers often opinize took ways; on x86 and most 32/64 - bit CPVs, there's no real difference.

· Improvement: Usually scare linstruction per loop on small MCUs; exival or some modern CPUs.

(4) Avoid the To operation

slow on many MCUs Ctens to hundreds of cyles)

- · Where it doesn't help: It the modulus is a power of two (compiler replaces with &), or if the CPV has fast hardworre ativisim, penefit is small.
- · Improvent: Huge on CPVs unabour bounduare division; small on CPVs with division instructions

C, Use an 8-bit unsigned char

· Why it helps: On 8-bit MCUs, it matches


the native of Size, sarry menony and

gales; also reduces memory usage for

large arrays.

· Where it doesn't help: On 32/64-til CPUS, small integers are promoted to 32-til for avidancia, somethinges causing extra instructions and even worse performance

Improvement: Usoful on &-bie MCUs or large arroys: negligible or negative for small vorriables on modern CPUs



(a) Why is recursion not permitted in mission critical flight software?

(b) Why is dynamic memory allocation disallowed after task initialization in mission critical flight software?

Solution:

(A) Recursion is not allowed because it makes it impossible to guarantee fixed loop bounds and stack usage. This can lead to unpredictable execution the ex stack over flow.

1. Dynamic memory allocation is disallowed ofter initialization bes allocation and garbeidge collection are unpredictable, They can cause tragmemorium, eming delays, or memory errors.

4. Fill in the blanks with the word "signed" or "unsigned":

(a)	In	arithmetic, if the overflow flag (V in CPSR) is set on an operation, the result
	is wrong.	
(b)	In	arithmetic, the overflow flag (V in CPSR) does not indicate anything mean-
	ingful about the result	
1 /	In	arithmetic, if the carry flag (C in CPSR) is set on an operation, the result
	is wrong.	
(d)	In	arithmetic, the carry flag (C in CPSR) does not indicate anything meaningful
	about the result of the	

Solution: On, signed (C) Unsigned (b), Unsigned (c), Signed

- 5. Describe the status of the N, Z, C, and V flags of the CPSR after each of the following:
  - (a) ldr r1, =0xffffffff ldr r2, =0x00000001 add r0, r1, r2
  - (b) ldr r1, =0xffffffff ldr r2, =0x00000001
    - ldr r2, =0x00000001 cmn r1, r2
  - (c) ldr r1, =0xffffffff ldr r2, =0x00000001 adds r0, r1, r2
  - (d) ldr r1, =0xffffffff ldr r2, =0x00000001 addeq r0, r1, r2
  - (e) ldr r1, =0x7ffffffff ldr r2, =0x7ffffffff

r0, r1, r2

adds

Solution: (a. The add operation virtlant the & suffix does no update CPSR flags

b, CMN works like ADD but doesn't sever result.

0xffffff + 0x1=0x0 -> flags: N=0, Z=1, C=1, V=0.

```
(c) ADDS with Deffffff + 1 also give Ox 0, flags: N=0, Z=1
. signed vien: -1+1=0

'Unsigned vien: 4294967295+1=0
. Book severed as 0x 0

(d, ADD without s again > no flags updated.

(e) 0x7fffff + 0x7ffffff = 0xffffff

Signed = overflow > 2

Lusigned = 4194967294

Flags: N=1, Z=0, C=0, V=1

Pule for V flag: If operands' Sign bits are the same and the results sign differs, V=1
```

6. The following C code implements the Euclid algorithm for calculating the greatest common divisor:

```
int gcd(int a, int b)
{
    while (a != b)
        {
        if (a > b)
            a = a - b;
        else
            b = b - a;
    }
    return a;
}
```

Here is an equivalent ARM assembly routine that only uses conditional execution on the branch instructions:

В

gcd

end

And here is an equivalent ARM assembly routine that uses full conditional execution:

gcd

CMP r1, r2 SUBGT r1, r1, r2 SUBLT r2, r2, r1 BNE gcd

Assume a is 54 and is loaded into r1, b is 24 and is loaded into r2.

(a) Run through the C algorithm until its completion to find the greatest common divisor.

Solution:  
1st recratin:  
while 
$$(a!=b)$$
 f  $(b+4!=24)$   
A  $(a > b)$   $(a = a - b)$   $(a = 54 - 24 = 30)$   
else  $(b = b - a)$   $(a = 54 - 24 = 6)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
else  $(a!=b)$  f  $(a > b)$   $(a = a - b)$   
else  $(a > b - a)$   $(a = a - b)$   
else  $(a > b - a)$   $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
 $(a > b)$   $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a - b)$   
 $(a = a$ 

(b) Run through the ARM assembly version without full conditional execution.

```
CMP r1,r2; do54-14. Cflag set-eol
BEQ end;
1st:
god
       BLT lesschan
       SUB 11, 1, 1, 12; do 34-14, store 30 in 17
           ged; back to god
        B
znd:
     CMP rists; do 30-24, Cf sereol
     BER end;
BLT lessthan;
SUB r1, r1, r2; do 30-24, stre 6 in r1

B gcd; go tack to gcd

3rd gcd CM7 r1, r2; 6-24, N set 1
         BEQ end;
BLT less-than; go-to less than
 lesselven SUB VI, rz, vi; do 24-6, stare is in rz

B gcd; go back gcd
```

4th: 6-18, N set to 1

go to less than

SUB 12, 12, 11; 18-6, store 12 in 12

B god;

5th 6-12 N to 1

12-6 store 6 in 12

6th. 6-6 C to 1

go to end

finished god was 6

(c) Run through the ARM assembly version with full conditional execution.

god CMP r1, r2; 54-24, C-101

SUBGT r1, r1, r2; 5tore 30 in r1

SUBLT r2, r2, r1;

BNE god; 90 back

2nd 30-24 & C+0 1

Store 6 in r1

90 back

3rd 6-24, N+0 1

Store 18 in r2

90 back

4th: 6-18, N to 1

Store 12 in r2

30 back

th. 6-12, N& wo 1

Store 6 in r2

go back

bth. 6-6, C to 1

end with gcd period 6.

(d) Refer to the ARM Cortex-M4 Technical Reference Manual (available online) to find out the timing of each instruction. How many cycles does the first ARM routine take? How many cycles does the second ARM routine take?

Solution:
From ARM, nefind:

CMP, SUB-take 1 cycle (do SUBLT, SUBGIT)

BEQ, BLT, BNE take 1 cycle if not executed

and 1+ P cycles if executed

B takes 1+ P cycles

P is the num of cycles required for Pipelne nefill. range from 1-c, 3

1st) notity P cycles each

3 rd, 4 th, 5 th: 5+2P aycles each

6 th: 2+ P cycles each

for a -coral 27+9P cycles each

- 1st > 5 th: 4+P cycles each

for a rotal 24 +5P cycles (3+4P cycless few than the previous vormines).