



Noakhali Science and Technology University

Institute of Information Technology



Software Engineering

Course Title: Software Testing and Quality Assurance

Course Code: SE3209

Assignment on: Verification and Validation (3rd Chapter)

Submitted to
Tasniya Ahmed
Lecturer of IIT, NSTU

Submitted by
MD Mynuddin
Roll: ASH1825007M
1st Batch
IIT, NSTU

Date: 5 April 2021

⇒ Verification in Software testing" is a process of checking documents, design, code and program in order to check if the Software has been built according to the requirement or not.

The main goal of verification process is to ensure quality of Software application, design, architecture etc. The verification process involves activities like review, walk through and inspection.

⇒ Validation" in Software testing, is a dynamic mechanism of testing and validating if the Software product actually meets the exact needs of the customer or not. The process helps to ensure that the Software fulfills the desired use in a appropriate environment.

The validation process involves activities like unit testing, integration testing, System testing and user acceptance testing.

⇒ Key Difference

- Verification process includes checking of documents, design, code and program whereas validation process includes testing and validation of the actual product.
- Verification does not involve code execution while validation involves code execution.
- Verification uses methods like reviews, walkthrough, inspection and desk checking whereas Validation uses methods like black box testing, black box testing and non-functional testing.
- Verification process targets on Software architecture, design, database etc.

where validation process targets the actual software product.

- Verification checks whether the software confirms a specification whereas validation checks whether the software meets the requirements and expectations.
- Verification finds the bugs early in the development cycle whereas validation finds the bugs that verification can not catch.
- Verification process comes before validation whereas Validation comes after verification.

⇒ Testing strategy of verification and validation on V-diagram.





Figure : V-testing

⇒ Verification and Validation (\checkmark & \checkmark) Activities.

Let's understand SDLC phases. After this, verification and validation activities in the SDLC phases will be described.



⇒ "Requirement gathering": The needs of the user are gathered and translated into a written set of requirements. These requirements are prepared from the user viewpoint only and do not include any technicalities according to the developer.

⇒ "Requirement Specification or objectives": In this phase, all the user requirements are specified in developer terminology. The specified objectives from the full system which is going to be developed are prepared in the form of document known as Software requirement specification.

⇒ "Functional design or high-level design": Functional design is the process of translating user requirements into a set of external interfaces. The output of the process is the

functional design specification, which describes the product behaviour as seen by an observer external to the product.

The high-level design is prepared with SRS and Software analysis convert the requirement into a usable product. In HLD, the software System architecture is prepared and broken into independent modules. Thus, an HLD document will contain the following items at a macro level:

1. Overall architecture diagrams along with technology details.
2. Functionalities of the overall system with the set of external interfaces.
3. List of modules.
4. Brief functionality of each module.
5. Interface relationship among modules including dependencies between modules, database tables identified along with key elements.

⇒ "Internal design or low level design": Since HLD provides the macro-level details of a system, an HLD document cannot be given to programmers for coding. So, the analysts prepare a macro-level design-document called internal design or low-level design. This document describes each and every module in a elaborate manner. So, the programmer can directly code the program based on this. There may be at least one separate document for each module.

⇒ "Coding": If an LLD document is prepared for every module, then it is easy to code the module. Thus in this phase, using design document for a module, its coding is done.




figure: Perform verification and prepare for plan during every SPC phases.

⇒ Why verification is needed at the steps of SDLC.

We have seen that verification is performed at or in a set of activities that ensure correct implementation of specific function in a software. What is the need of verification? Can't we test the software in the final phases of SDLC? Under the V and V process, it is mandatory that verification is performed at every step of SDLC. Verification is needed for the following:

- If verification is not performed at early stages, there are always a chance of mismatch between the required product and delivered Product.
- Verification exposes more errors.
- Early verification decreases the cost of fixing bugs.
- Enhances the quality of software.

⇒ Goal of Verification.

"Everything must be verified"

In Principle, all the sub-phases and all the products of these process must be verified.

"Result of verification may not be Binary"

Verification may not just be the acceptance or rejection of a product. There are many verification activities whose result cannot be reduced to a binary answer. Often one has to accept approximations. For example, sometimes correctness of a requirement can't be rejected or accepted outright, but can be accepted with a degree of satisfaction or rejected with a certain degree of modification.

"Even Implied Qualities must be verified"

The qualities desired in the software are explicitly stated in the SRS.
But those requirements which are implicit and not mentioned anywhere must also be verified.

⇒ Verification Activities.

All the verification activities are performed in connection with the different phases sole.

The following verification activities have been identified.

→ Verification of Requirements and Objectives

→ Verification of HLD

→ Verification of LLD

→ Verification of coding.

⇒ what are the points against which verification of requirements will be done?

OR
How to verify Requirements and objectives?

⇒ following are the points against which not verification of requirement in SRS should be verified.

⇒ Correctness: There are no tools or procedure to measure the correctness of a specification. The tester uses his or her intelligence to verify the correctness of requirement following some points which can be adopted.

- i. Tester should refer to other documentation or applicable standards and compare the specified requirement with them.
- ii. Tester can interact with customer or user if requirements are not well understood.
- iii. Tester should check the correctness in the name of realistic requirement.

If the tester feels that a requirement cannot be realized with existing hardware and software technology, it means that or in that case, the requirement should either be updated or remove from SRS.

⇒ Constraint: No specification should contradict or conflict with another. Conflicts produce bugs in the next stages, therefore the must be checked for the following:

i. Real world object conflict. For example one specification recommends mouse for int input, another recommends joystick.

ii. Logical Conflict.

iii. Conflicts in terminology should also verified. For example, at one place the tester term process is used while at another place, it has been termed as task on module.

⇒ Completeness : The requirements specified in the SRS must be verified for completeness.

we must,

i. Verify that all significant requirement such as functionality, performance, design constraints, attribute or external interfaces are complete.

ii. check whether response of every possible input (valid, invalid) to the software have been defined.

⇒ Updation : Requirement specification's are not stable they may be modified or another requirement may be added later. Therefore if any updation is there in the SRS must be verified that the update spec.

1. If a specification is new one then all the above mention steps and their feasibility should be verified.
2. If the specification is a change in an already mention specification then we must verify them and this change can be implemented in the current design.

④ Traceability : The traceability of requirement must also be verified such that the origin of each req. is clear and also whether it facilitates referencing in future development or enhancement documentation. The following two types of traceability must be verified.

1. "Backward traceability" check that each requirement references its sources in previous document.

11. "forward traceability": check that each requirement has a unique name or reference number in all the documents. forward traceability conveys more meaning than this, but for the sake of clarity, hence it should be understood in the name that every requirement has been recognized in other document.

→ How to verify high-level design?

If a bug goes undetected in the high-level design phase. Therefore verification for high level design must be done very carefully. This design is divided into three parts.

i. Data Design.

ii. Architecture design.

iii. Interface design.

→ How to verify low level design?

For verification, the SRS and SDD in individual modules are referred to. Some points to be considered are listed below.

i. Verify the SRS of each module.

ii. Verify the SDD of each module.

iii. In LLD, Data Structures, interfaces, and algorithms are represented by design notation. Verify the consistency of every item with their design notation.

→ How to verify code?

Since low level design is converted into source code using some language, there is a possibility of deviation from the LLD. Therefore the code must also be verified. The points against the code must be verified are:

- i. Check the every design specification in HLD and LLD has been coded using traceability matrix.
- ii. Examine the code against a language specific checkList.
- iii. Code Verification can be done most efficiently by the developer, as he has prepared the code. He can verify every statement, Control structure, loop and logic such that every possible method of application execution is tested. In this way, he verifies the whole module which he has developed.

Some points against which the code can be verified are :

- Misunderstood or incorrect arithmetic Precedence
- Mixed Module operation.
- Incorrect initialization.
- Precision inaccuracy.

- Incorrect Symbolic representation of an expression.
- Different data types.
- Improper or non-existent loop termination.
- Failure to exit.

iv. Dynamic testing

- ⇒ Unit Verification. Verification of coding cannot be done for the whole system. Moreover, the system is divided into modules. Therefore, verification of coding means the verification of code of modules by their developers. This is also known as unit verification testing. Listed below are the points to be considered while performing unit verification:

- i. Interfaces are verified to ensure that information properly flows in and out of the program unit under test.
- ii. The local data structure is verified to maintain data integrity.
- iii. Boundary conditions are checked to verify that the module is working fine on boundaries also.
- iv. All independent paths through the control structure are exercised to ensure that all statements in a module have been executed at least once.
- v. All error handling paths are tested.

Unit verification is largely white-box oriented.