



CUDA C++ BASICS

NVIDIA Corporation



WHAT IS CUDA?



»CUDA Architecture

- » Expose GPU parallelism for general-purpose computing
- » Expose/Enable performance

»CUDA C++

- » Based on industry-standard C++
- » Set of extensions to enable heterogeneous programming
- » Straightforward APIs to manage devices, memory etc.

»This session introduces CUDA C++

» Other languages/bindings available: Fortran, Python, Matlab, etc.



INTRODUCTION TO CUDA C++



»What will you learn in this session?

- » Start with vector addition
- » Write and launch CUDA C++ kernels
- » Manage GPU memory
- » (Manage communication and synchronization)-> next session
- » (Some knowledge of C or C++ programming is assumed.)



HETEROGENEOUS COMPUTING



Host The CPU and its memory (host memory)


Device The GPU and its memory (device memory)








PORTING TO CUDA





SIMPLE PROCESSING FLOW








SIMPLE PROCESSING FLOW








SIMPLE PROCESSING FLOW








PARALLEL PROGRAMMING IN CUDA C++



- » GPU computing is about massive parallelism!
- » We need an interesting example...
- » We'll start with vector addition





GPU KERNELS: DEVICE CODE



```
__global__ void mykernel(void) {
}
```

- CUDA C++ keyword <u>__global</u>__ indicates a defined function that:
 - Runs on the GPU device
 - Is called from host code (can also be called from other device code)
- nvcc separates source code into host and device components
 - Device functions (e.g. **mykernel ()**) processed by NVIDIA compiler
 - Host functions (e.g. **main** ()) processed by standard host compiler:
 - gcc, cl.exe



GPU KERNELS: Call DEVICE CODE



```
mykernel<<<Blocks, Threads>>> (); // run a kernel on GPU
```

- Triple angle brackets mark a call to device code
 - Also called a "kernel launch"
 - the number of CUDA threads that execute that kernel for a given kernel call is specified using a new <<<...>>> execution configuration syntax
 - Each CUDA thread that executes the kernel is given a unique thread ID (threadIdx) that is accessible within the kernel through **built-in variables**.
 - The parameters inside the triple angle brackets are the CUDA kernel execution configuration
- That's all that is required to execute a function on the GPU!




GPU KERNELS: Call DEVICE CODE



```
mykernel<<<Blocks,Threads>>>(); // run a kernel on GPU
```

- Triple angle brackets mark a call to device code
 - Blocks and Threads can be dim3 object
 - Struct type dim3 has three elements (x, y, z)






GPU KERNELS: Call DEVICE CODE



mykernel<<<Blocks,Threads>>>(); // run a kernel on GPU

- Triple angle brackets mark a call to device code
 - Blocks and Threads can be dim3 object
 - Struct type dim3 has three elements (x, y, z)
 - Built-in variables: threadIdx, blockIdx, blockDim for

identifying CUDA thread





MEMORY MANAGEMENT



- Host and device memory are separate entities
- Device pointers point to GPU memory
 - Typically passed to device code
 - Typically not dereferenced in host code
- Host pointers point to CPU memory
 - Typically not passed to device code
 - Typically not dereferenced in device code



- Simple CUDA API for handling device memory
 - cudaMalloc(), cudaFree(), cudaMemcpy()
 - Similar to the C equivalents malloc(), free(), memcpy()



RUNNING CODE IN PARALLEL



- GPU computing is about massive parallelism
 - So how do we run code in parallel on the device?

• Instead of executing add () once, execute N times in parallel



VECTOR ADDITION ON THE DEVICE



- With add () running in parallel we can do vector addition
- Terminology: each parallel invocation of add () is referred to as a block
 - The set of all blocks is referred to as a grid
 - Pach invocation can refer to its block index using blockIdx.x

 __global___ void add(int *a, int *b, int *c) {
 c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x];
 }
- By using blockIdx.x to index into the array, each block handles a different index
- Built-in variables like blockIdx.x are zero-indexed (C/C++ style), 0..N-1, where
 N is from the kernel execution configuration indicated at the kernel launch



VECTOR ADDITION ON THE DEVICE



```
#define N 512
int main(void) {
  int *a, *b, *c; // host copies of a, b, c
  int *d a, *d b, *d c;  // device copies of a, b, c
  int size = N * sizeof(int);
  // Alloc space for device copies of a, b, c
  cudaMalloc((void **)&d a, size);
  cudaMalloc((void **)&d b, size);
  cudaMalloc((void **)&d c, size);
  // Alloc space for host copies of a, b, c and setup input values
  a = (int *)malloc(size); random ints(a, N);
  b = (int *)malloc(size); random ints(b, N);
  c = (int *)malloc(size);
```



VECTOR ADDITION ON THE DEVICE



```
// Copy inputs to device
cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice);
 cudaMemcpy(d b, b, size,
cudaMemcpyHostToDevice);
// Launch add() kernel on GPU with N blocks
add <<< N, 1>>> (d a, d b, d c);
// Copy result back to host
cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
free(a); free(b); free(c);
cudaFree(d_a); cudaFree(d_b); cudaFree(d_c);
 return 0;
```



REVIEW (1 OF



2)

Difference between host and device

Host CPU

Device GPU


- Using __global_ to declare a function as device code
 - Executes on the device
 - Called from the host (or possibly from other device code)
- Passing parameters from host code to a device function



REVIEW (1 OF

2)

- » A GPU is built around an array of Streaming Multiprocessors (SMs, SIMD Processors)
 - » A multithreaded program is partitioned into blocks of threads that execute independently from each other
 - » A GPU with more multiprocessors will automatically execute the program in less time than a GPU with fewer multiprocessors





REVIEW (2 OF



2)

- Basic device memory management
 - cudaMalloc()
 - cudaMemcpy()
 - cudaFree()
- Launching parallel kernels
 - * Launch N copies of add() with add <<< N, 1>>> (...);
 - Use **blockIdx**. **x** to access block index



CUDA THREADS



- Terminology: a block can be split into parallel threads
- Let's change **add()** to use parallel *threads* instead of parallel *blocks*

```
_global__ void add(int *a, int *b, int *c)
{ c[threadIdx.x] = a[threadIdx.x] +
   b[threadIdx.x];
}
```

- We use threadIdx.x instead of blockIdx.x
- Need to make one change in **main()**:

```
add<<<1, N>>>();//N <= 1024, a thread block may contain up to 1024 threads
```



COMBINING BLOCKS <u>AND</u> THREADS




- We've seen parallel vector addition using:
 - Many blocks with one thread each
 - One block with many threads

- Let's adapt vector addition to use both blocks and threads
- Why? We'll come to that...
- First let's discuss data indexing...

INDEXING ARRAYS WITH BLOCKS AND THREADS



- * No longer as simple as using blockIdx.x and threadIdx.x
 - Consider indexing an array with one element per thread (8 threads/block):



With M threads/block a unique index for each thread is given by:


```
int index = threadIdx.x + blockIdx.x * M;
```



INDEXING ARRAYS: EXAMPLE



• Which thread will operate on the red element?





VECTOR ADDITION WITH BLOCKS AND THREADS



• Use the built-in variable blockDim.x for threads per block in the vector

```
int index = threadIdx.x + blockIdx.x * blockDim.x
```

Combined version of add() to use parallel threads and parallel blocks:

```
_global__ void add(int *a, int *b, int *c) {
   int index = threadIdx.x + blockIdx.x *
   blockDim.x;
   c[index] = a[index] + b[index];
}
```

What changes need to be made in main ()?



ADDITION WITH BLOCKS AND THREADS



```
#define N (2048*2048)
#define THREADS PER BLOCK 512
int main(void) {
    int *a, *b, *c;
                                    // host copies of a, b, c
    int *d a, *d b, *d c;
                                 // device copies of a, b, c
    int size = N * sizeof(int);
   // Alloc space for device copies of a, b, c
    cudaMalloc((void **)&d a, size);
    cudaMalloc((void **)&d b, size);
    cudaMalloc((void **)&d c, size);
    // Alloc space for host copies of a, b, c and setup input values
   a = (int *)malloc(size); random ints(a, N);
   b = (int *)malloc(size); random ints(b, N);
    c = (int *)malloc(size);
```



ADDITION WITH BLOCKS AND THREADS



```
// Copy inputs to device
cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice);
      cudaMemcpy(d b, b, size,
cudaMemcpyHostToDevice);
addssinchescops representation and a description of the second se
// Copy result back to host
cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
free(a); free(b); free(c);
cudaFree(d a); cudaFree(d b); cudaFree(d c);
       return 0;
```



HANDLING ARBITRARY VECTOR SIZES



- Typical problems are not friendly multiples of blockDim.x
- Avoid accessing beyond the end of the arrays:

```
__globalvoid add(int *a, int *b, int *c,
    intnt)index = threadIdx.x + blockIdx.x * blockDim.x;
    if (index < n)
        c[index] = a[index] + b[index];
}</pre>
```

Update the kernel launch:

```
add <<<(N + M-1) / M,M>>>(d_a, d_b, d_c, N);
```



Multi-Dimensional CUDA Grids



In previous 1D example

```
thr_per_blk = 128
blk_in_grid = ceil( float(N) / thr_per_blk );
vec_add<<< blk_in_grid, thr_per_blk >>>(d_a, d_b, d_c);
```

In general

dim3 is c struct with member variables x, y, z.



Multi-D CUDA Grids



In previous 1D example

```
thr_per_blk = 128
blk_in_grid = ceil( float(N) / thr_per_blk );
vec_add<<< blk_in_grid, thr_per_blk >>>(d_a, d_b, d_c);
So we could have used
dim3 threads_per_block( 128, 1, 1 );
```

dim3 is c struct with member variables x, y, z.


```
dim3 blocks_in_grid( ceil( float(N) / threads_per_block.x), 1, 1 );
```

vec_add<<< blocks_in_grid, threads_per_block >>>(d_a, d_b, d_c);



Map CUDA threads to 2D array





M = 7 rows N = 10 columns

Assume a 4x4 threads per block...


Then to cover all elements in the array, we need 3 blocks in x-dim and 2 blocks in y-dim.

```
dim3 threads_per_block( 4, 4, 1 );
dim3 blocks_in_grid( ceil(float(N) / threads_per_block.x ),ceil( float(M) / threads_per_block.y )) , 1 );
ceil( mat_add<<< blocks_in_grid, threads_per_block >>>(d_a, d_b, d_c));
```






A _{0,0}	A _{0,1}	A _{0,2}	A _{0,3}	A _{0,4}
A _{1,0}	A _{1,1}	A _{1,2}	A _{1,3}	A _{1,4}
A _{2,0}	A _{2,1}	A _{2,2}	A _{2,3}	A _{2,4}
A _{3,0}	A _{3,1}	A _{3,2}	A _{3,3}	A _{3,4}








A _{0,0}	A _{0,1}	A _{0,2}	A _{0,3}	A _{0,4}
A _{1,0}	A _{1,1}	A _{1,2}	A _{1,3}	A _{1,4}
A _{2,0}	A _{2,1}	A _{2,2}	A _{2,3}	A _{2,4}
A _{3,0}	A _{3,1}	A _{3,2}	A _{3,3}	A _{3,4}








A _{0,0}	A _{0,1}	A _{0,2}	A _{0,3}	A _{0,4}
A _{1,0}	A _{1,1}	A _{1,2}	A _{1,3}	A _{1,4}
A _{2,0}	A _{2,1}	A _{2,2}	A _{2,3}	A _{2,4}








A _{0,0}	A _{0,1}	A _{0,2}	A _{0,3}	A _{0,4}
A _{1,0}	A _{1,1}	A _{1,2}	A _{1,3}	A _{1,4}
A _{2,0}	A _{2,1}	A _{2,2}	A _{2,3}	A _{2,4}







A _{0,0}	A _{0,1}	A _{0,2}	A _{0,3}	A _{0,4}
A _{1,0}	A _{1,1}	A _{1,2}	A _{1,3}	A _{1,4}
A _{2,0}	A _{2,1}	A _{2,2}	A _{2,3}	A _{2,4}
A _{3,0}	A _{3,1}	A _{3,2}	A _{3,3}	A _{3,4}





Map CUDA threads to 2D array





```
M = 7 rows
N = 10 columns
```

Assume 4x4 blocks of threads...


Then to cover all elements in the array, we need 3 blocks in x-dim and 2 blocks in y-dim.

```
_global__ void add_matrices(int *a, int *b, int *c){
   int column = blockDim.x * blockIdx.x + threadIdx.x;
   int row = blockDim.y * blockIdx.y + threadIdx.y;
   if (row < M && column < N) {
      int thread_id = row * N + column;
      c[thread_id] = a[thread_id] + b[thread_id];
   }</pre>
```



Map CUDA threads to 2D array





```
M = 7 \text{ rows}

N = 10 \text{ columns}
```

Assume 4x4 blocks of threads...

Then to cover all elements in the array, we need 3 blocks in x-dim and 2 blocks in y-dim.

Ex: What element of the array does the highlighted thread correspond to? thread_id = row * N + column

```
_global__ void add_matrices(int *a, int *b, int *c) {
   int column = blockDim.x * blockIdx.x + threadIdx.x; (0-11)
   int row = blockDim.y * blockIdx.y + threadIdx.y; (0-7)
   if (row < M && column < N) {
      int thread_id = row * N + column; (0-69)
      c[thread id] = a[thread id] + b[thread_id];</pre>
```



Now let's run the matrix_addition program.



- Run the matrix_addition program
 - Change execution configuration parameters
 - threads per block(16, 16, 1);
 - NOTE: you cannot exceed 1024 threads per block (in total)

```
threads_per_block(16, 16, 1); 256
threads_per_block(32, 32, 1); 1024
threads_per_block(64, 64, 1); 4096
```



WHY BOTHER WITH THREADS?



- Threads seem unnecessary
 - They add a level of complexity
 - What do we gain?
- Unlike parallel blocks, threads have mechanisms to:
 - Communicate
 - Synchronize
- To look closer, we need a new example... (next session)



REVIEW



- Launching parallel kernels
 - Launch N copies of add () with add << N/M, M>>> (...);
 - Use **blockIdx**. **x** to access block index
 - Use threadIdx. x to access thread index within block
- Assign elements to threads:

```
int index = threadIdx.x + blockIdx.x * blockDim.x;
```



FUTURE SESSIONS



- CUDA Shared Memory
- CUDA GPU architecture and basic optimizations
- Atomics, Reductions, Warp Shuffle
- Using Managed Memory
- Concurrency (streams, copy/compute overlap, multi-GPU)
- Analysis Driven Optimization
- Cooperative Groups



FURTHER STUDY



- An introduction to CUDA:
 - https://devblogs.nvidia.com/easy-introduction-cuda-c-and-c/
- Another introduction to CUDA:
 - https://devblogs.nvidia.com/even-easier-introduction-cuda/
- CUDA Programming Guide:
 - https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html
- CUDA Documentation:
 - https://docs.nvidia.com/cuda/index.html https://docs.nvidia.com/cuda/cudaruntime-api/index.html (runtime API)