



### **GPU PERFORMANCE ANALYSIS**

**Bob Crovella, 5/13/2020** 



## **AGENDA**



- Analysis Driven Optimization
- Understanding Performance Limiters
- Metrics Review
- Memory Bound Analysis
- Compute Bound Analysis
- Future Sessions
- Further Study
- Homework




# REVIEW: TOP-LEVEL PERFORMANCE CODING OBJECTIVES

- Make efficient use of the memory subsystem
  - Efficient use of global memory (coalesced access)
  - Intelligent use of the memory hierarchy
    - shared, constant, texture, caches, etc.
- Expose enough parallelism (work) to saturate the machine and hide latency
  - Threads/blocks
  - Occupancy Work per thread
  - Execution efficiency




#### ANALYSIS DRIVEN OPTIMIZATION





# ANALYSIS DRIVEN OPTIMIZATION







#### TOP-LEVEL PERFORMANCE BEHAVIOR - LIMITERS



- Memory Bound A code is memory bound, when the measured memory system performance is at or close to the expected maximum. (saturate memory bus)
- Compute Bound A code is compute bound when the compute instruction throughput is at or close to the expected maximum.
- Latency Bound One of the indicators for a latency bound code is when neither of the above are true (both compute and memory performance are low).
- (Analysis-driven) Optimization uses the above determination to direct code refactoring efforts in the first stage.
- Limiting behavior of a code may change over the duration of its execution cycle.
- It's desirable to analyze small sections of code e.g. one kernel at a time





#### METRICS FOR DETERMINING COMPUTE VS. MEMORY BOUND

https://docs.nvidia.com/nsight-compute/NsightComputeCli/index.html#nvprof-metric-comparison

#### **Latency metrics:**

"sm efficiency": smsp\_ cycles\_active.avg.pct\_of\_peak\_sustained\_elapsed

#### **Memory metrics:**

"dram utilization": dram throughput.avg.pct\_of\_peak\_sustained\_elapsed "L2 utilization": lts t\_sectors.avg.pct\_of\_peak\_sustained\_elapsed "shared utilization": l1tex data\_pipe\_lsu\_wavefronts\_mem\_shared.avg.pct\_of\_peak\_sustained\_elapsed

#### **Compute metrics:**

"DP Utilization": smsp inst\_executed\_pipe\_fp64.avg.pct\_of\_peak\_sustained\_active "SP Utilization": smsp pipe\_fma\_cycles\_active.avg.pct\_of\_peak\_sustained\_active "HP Utilization": smsp inst\_executed\_pipe\_fp16.avg.pct\_of\_peak\_sustained\_active "TC Utilization": sm pipe\_tensor\_op\_hmma\_cycles\_active.avg.pct\_of\_peak\_sustained\_active "Integer Utilization":



#### MEMORY BOUND



- A code can be memory bound when either it is limited by memory bandwidth or latency.
- For a memory bandwidth bound code, we will seek to optimize usage of the various memory subsystems, taking advantage of the memory hierarchy where possible.
  - Optimize use of global memory
  - Under data reuse scenarios, make (efficient) use of higher levels of the memory hierarchy, and optimize these usages (L2 cache, shared memory).
  - Take advantage of cache "diversification" using special GPU caches constant cache, read-only cache, texture cache/memory, surface memory.
- For a code that is memory bandwidth bound, we can compute the actual throughput vs. peak theoretical



## **COMPUTE BOUND**



- A code is compute bound when the performance of a particular type of compute instruction/operation is at or near the limit of the functional unit servicing that type
- Optimization strategy involves optimizing the use of that functional unit type, as well as (possibly) seeking to shift the compute load to other types
- For a code that is dominated by a particular type (e.g. single precision floating point multiply/add) we can compare the actual throughput vs. peak theoretical.



#### LATENCY BOUND




- A code is latency bound when the GPU cannot keep busy (low occupancy) with the available/exposed parallel work.
- The general strategy for a latency bound code will be to expose more parallel work
  - Make sure that you are launching a large number of threads
  - Increase the work per thread (e.g. via a loop over input elements)
  - Use "vector load" to allow a single thread to process multiple input elements
  - Strive for maximum occupancy



#### PERFORMANCE LIMITER CATEGORIES



# Memory Utilization vs Compute Utilization Four possible combinations:





#### WHAT IS OCCUPANCY?



- A measure of the actual thread load in an SM (SIMD Processor), vs. peak theoretical/peak achievable
- CUDA includes an occupancy calculator spreadsheet https://docs.nvidia.com/cuda/cudaoccupancy-calculator/index.html
- Higher occupancy is sometimes a path to higher performance
- Achievable occupancy is affected by limiters to occupancy
- Primary limiters:
  - Registers per thread (can be reported by the profiler, or can get at compile time)
  - Threads per threadblock
  - Shared memory usage



## **FURTHER STUDY**



#### »Analysis Driven optimization:

- » http://on-demand.gputechconf.com/gtc/2012/presentations/S0514-GTC2012-GPU-Performance-Analysis.pdf
- » http://www.nvidia.com/content/GTC-2010/pdfs/2012\_GTC2010.p
  df

» Google "gtc cuda optimization"

## »New tools blogs:

- » https://developer.nvidia.com/blog/migrating-nvidia-nsight-tools-nvvp-nvprof/
- » https://developer.nvidia.com/blog/transitioning-nsight-systems-nvidia-visual-profiler-nvprof/