
Contents

- Flow and Example without Options 2~20
- Options and Expample 21~42

Flow of Synthesizer




INPUT

Specification

- Specification must be written in BLIF. So, relation between Primary Input(PI) and Primary Output(PO) must be specified in bit-level.
- Top module must be specified.
- You can assume that every variables is 1 bit, in order to perform synthsis faster. It is empirically known that correct data-flow is synthesized even doing so.

Environment(NUMA or NORA)



INPUT

Adjacency Matrix

- We can create adjacency matrix for the topology of emvironment by assigning number to each node.
- It is assumed that the topology is represented by weighted connected directed graph. Weight of edge represents the number of bits which can be sent in 1 cycle.
- If there is an edge from node *i* to node *j*, element of adjacency matrix at (*i*, *j*) is its weight. Else, it is 0. Element at (*i*, *i*) is ignored.
- Note that we cannot represent BUS with directed graph.
 Also, bidirectional edge is not allowed.

INPUT

- Configuration
 - It largely depends on template. Let's start from explanation of template.

Template


 We defined template based on an algorithm to calculate matrix-vector product with nodes connected in ring-topology.

$$\begin{pmatrix} I_{stim} 1 \\ ... \\ I_{stim} N \end{pmatrix} = \begin{pmatrix} w(1,1) & ... & w(1,N) \\ ... & ... & ... \\ w(N,1) & ... & w(N,N) \end{pmatrix} \cdot \begin{pmatrix} I_{s} 1 \\ ... \\ I_{s} N \end{pmatrix}$$

with N nodes.

Each of Is1~IsN is distributed to only one node initially.


Ordinary Algorithm




- Send all vector elements to every node initially.
- The communication may become overhead of calculation.

Proposed Algorithm

- Communicate vector elements among nodes by cycle
- This may be more efficient than ordinary method 1, if multiplication and communication can be executed simultaneously.




Ĉ




- Assume that each node performs one operation(LUT) in one cycle. The number of operands is more than or equal to 2.
- (System that one node can have multiple LUT is under construction.)
- Each node has a certain number of registers.
- Time frame expansion by a certain number of times.

To a certain number of cycles

- All inputs of calculation are input to each MUX for register at the first cycle.
- The value sent to connected node is selected from registers.
- The communication is performed simultaneously with an operation in LUT.
- NOTE: Templates can be constructed in the same way for communication structures other than ring.




- The values of registers in the same node can be used in the next cycle.
- A result of LUT operation in the same node can also be used.



į

 An output of calculation is selected from values in all nodes at the last cycle.



Synthesis Method

```
for (cycle = 1; TRUE; cycle++)

for (operand = 2; operand <= max_operand; operand++)

for (reg = min_reg; reg <= max_reg; reg++)

Synthesis

If successful, break all loops.
```

 $min_reg = \#PI / \#node (+1 if there is a remainder)$

- Upper bounds are given by user.
- Result may change when the order of loops is changed.
- We necessarily get solution with optimum performance if synthesis is tried in order of performance.

INPUT

- Configuration
 - Upper bounds shown in the last slide.
 - Lower bounds can also be specified if necessary.
 - Many options to reduce the search space.

OUTPUT

- Dataflow of the solution is represented in figure.
- Registers' values, LUT functions, Communicated values, and Outputs' values are specified.

SPEC.blif

```
#.top matrix
.model matrix
.inputs Is1 w11 w12
.inputs Is2 w21 w22
.outputs Istim1 Istim2
```

```
.subckt and in0=ls1 in1=w11 out=ls1w11
.subckt and in0=ls2 in1=w12 out=ls2w12
.subckt xor in0=ls1w11 in1=ls2w12 out=lstim1
```

```
.subckt and in0=Is1 in1=w21 out=Is1w21
.subckt and in0=Is2 in1=w22 out=Is2w22
.subckt xor in0=Is1w21 in1=Is2w22 out=Istim2
.end
```


.model and
.inputs in0 in1
.outputs out
.names in0 in1 out
11 1
.end

.model xor .inputs in0 in1 .outputs out .names in0 in1 out 10 1 01 1 .end

Adjacency Matrix

0 1

10



Rows are separated by newlines. Columns are separated by space.


Number of nodes equals to size of matrix because it is connected graph.

Configuration

```
number_of_register
-,3
number_of_operands
-,3
```

Format: (separated by comma) LowerBound, UpperBound

OUTPUT



input	LUT_t0c0	LUT_t0c1	LUT_t1c0	LUT_t1c1
0	1	0	1	0
1	1	0	0	1
2	1	1	1	0
3	1	1	0	1
4	1	0	1	1
5	0	1	0	0
6	1	1	0	0
7	0	0	1	1


time: 1.56694sec

Although LUT function is complicated, the calculation can be performed correctly in this dataflow by assigning

LUT_t0c0 to $Is2 \times w22$, LUT_t0c1 to $Is1 \times w11$, LUT_t1c0 to LUT_t0c0 + $Is1 \times w21$, LUT_t1c1 to LUT_t0c1 + $Is2 \times w12$.

- 1. Each PI is selected by only one MUX.
- 2. Pls are divided equally and each part is input to one node. The way of division depends on the order of PI in Specification file.
- 4. Data Selections for registers are shared among nodes at the same cycle except first cycle.
- 5. "among designated cycles in the same node. You cannot choose first cycle.
- 6. Data to be communicated is fixed to value of designated register.
- 7. POs are divided equally and each node outputs all POs in one part. The way of division depends on the order of PO in Specification file.
- 8. LUT function is fixed as specified.
- 11. This restricts data selection for registers at first cycle as specified.
- 12. "for registers at secont and subsequent cycles.
- 13. " for POs.

Option 3, 9, 10 are not used currently.



:

SPEC.blif


#.top matrix .model matrix .inputs Is1 w11 w12 .inputs Is2 w21 w22 .outputs Istim1 Istim2 #Node = 2 from Adjacency Matrix

• • •

Node0 Node1 $I_s1,w11,w12$ $I_s2,w21,w22$

MUXs in Node0 can select I_s 1, w11, w12. MUXs in Node1 can select I_s 2, w21, w22.






Red arrows are selected.

Ī

Data selections for registers are shared among nodes.



Red arrows are selected.

Data selections for registers are shared among designated cycles.

You can designate like


This make data selections shared between {2, 3}, and among {4, 5, 6}. Data selections can be different between {2, 3} and {4, 5, 6}.

You cannot select cycle 1, because MUXs select not reg but PI at the first cycle.

Option6 2



Send value of second register always.



You can designate the register whose value is sent.

Note that if multiple values are sent in the same edge, this option fixes only one of the values and the other values are selected by MUXs as normally.


:


SPEC.blif

#.top matrix .model matrix .inputsoutputs a b c d #Node = 2 from Adjacency Matrix


Node0 Node1

į





a,c are selected only from values in Node0. b,d are selected only from values in Node1.




Option8 0,0,0,0,0,0,1



AND3

Option8 f0,f1,f2,f3,f4,f5,f6,f7




x2	x1	x0	LUT out
0	0	0	f0
0	0	1	f1
0	1	0	f2
0	1	1	f3
1	0	0	f4
1	0	1	f5
1	1	0	f6
1	1	1	f7

SPEC.blif

#.top test .model test .inputs a1 a2 a3 .inputs b1 b2 b3 .outputs c1 c2

Node0

Node1



This option is available only when option2 is enabled.

#Node = 2 from Adjacency Matrix

Option11 0 1 2,3 -1

Case "0" ... Its candidates are all of the divided PIs. Case "1" ... The first one in divided PIs is directly connected to the register.

Case "2,3" ... Its candidates are second and third ones in divided PIs.


Case "-1" ... It has no candidates.

Note

- If there is no candidates, the value will be 0.
- You may need to modify spec.blif to arrange the order of Pls.
- If the PI is directly conntected to the register, Option1 will not take it into account because there is no MUX.

29

Option12 0 2 c 2,4,I



Case "0" ... Its candidates are all registers and received data.

Case "2" ... The second register is directly connected to the register.


Case "c" ... The received data is directly connected to the register.

Case "2,3,1" ... Its candidates are second, fourth registers and LUT output.

Note

If there are multiple data received, only one of them will be assigned directly in the case of "c". If you want MUX to select them, use "c,c".

Option13 1,4,I



The candidates for POs are designated: registers by number, LUT output by "I".

SPEC.blif

```
#.top matrix4
                                               0 1
.model matrix4
                                               1 0
.inputs ls1
.inputs Is3
inputs w11 w12 w13 w14 w31 w32 w33 w34.
.inputs Is2
.inputs Is4
inputs w21 w22 w23 w24 w41 w42 w43 w44.
.outputs lstim1 lstim2 lstim3 lstim4
.subckt and in0=ls1 in1=w11 out=ls1w11
.subckt and in0=ls2 in1=w12 out=ls2w12
.subckt and in0=ls3 in1=w13 out=ls3w13
.subckt and in0=ls4 in1=w14 out=ls4w14
.subckt xor4 in0=Is1w11 in1=Is2w12 in2=Is3w13 in3=Is4w14 out=Istim1
```

Adjacency Matrix

NOTICE that PIs are arranged in a particular order.

Configuration

```
number_of_register
11,11
number_of_operands
          ← ignored by option8
-,3
option1
           → Each PI is used only once.
option2
           → PIs are divided equally to nodes.
option4
           → Data selection for registers are shared among nodes except first cycle.
option5
           → " among designated cycles.
2,4,6,8
option6
option7
           → POs are divided equally to nodes.
option8
                      \rightarrow LUT function is fixed to x0 \oplus x1 \cdot x2.
0,1,0,1,0,1,1,0
option11
-1 1 3,4,5,6 3,4,5,6 3,4,5,6 3,4,5,6 7,8,9,10 7,8,9,10 7,8,9,10 7,8,9,10 2
option12
0045678910110
```

option11


-1 1 3,4,5,6 3,4,5,6 3,4,5,6 3,4,5,6 7,8,9,10 7,8,9,10 7,8,9,10 2

Node0

.inputs Is1

.inputs Is3


.inputs w11 w12 w13 w14 w31 w32 w33 w34



Order inside each box is defined by MUX

The same for node1.

option6 2 option12 0 0 4 5 6 7 8 9 10 11 0



The same for the rest of cycles.

LUT_15e0

LUT_t6c0

LUT_t7e0


LUT_t7e0

h/2

LUT_t3e0

LUT_16c0 ls1 w31 ls3 ls3 ls2 ls2 LUT_13c0 LUT_13c0 ls4 ls4

time:976.863sec




la1 LUT_16c1

LUT_t7e1

LUT_t7e1

LUT_16c1 ls2 w42 ls4 ls4 ls1 ls1 LUT_13c1 LUT_13c1 ls3 ls3

LUT_t3c1



SPEC.blif


#.top matrix8

NOTICE that PIs are arranged in a particular order.

```
.model matrix8
inputs Is1 Is5
inputs w1 1 w1_4 w1_3 w1_2 w1_5 w1_8 w1_7 w1_6 w5_1 w5_4 w5_3 w5_2 w5_5 w5_8 w5_7 w5_6
.inputs Is2 Is6
inputs w2 2 w2 1 w2 4 w2 3 w2 6 w2 5 w2 8 w2 7 w6 2 w6 1 w6 4 w6 3 w6 6 w6 5 w6 8 w6 7
.inputs Is3 Is7
inputs w3_3 w3_2 w3_1 w3_4 w3_7 w3_6 w3_5 w3_8 w7_3 w7 2 w7 1 w7 4 w7 7 w7 6 w7 5 w7 8.
.inputs Is4 Is8
inputs w4 4 w4 3 w4 2 w4 1 w4 8 w4 7 w4 6 w4 5 w8 4 w8 3 w8 2 w8 1 w8 8 w8 7 w8 6 w8 5
.outputs | stim1 | stim2 | stim3 | stim4 | stim5 | stim6 | stim7 | stim8
.subckt and in0=ls1 in1=w1 1 out=ls1w11
.subckt and in0=ls2 in1=w1 2 out=ls2w12
.subckt and in0=ls3 in1=w1 3 out=ls3w13
.subckt and in0=ls4 in1=w1 4 out=ls4w14
.subckt and in0=Is5 in1=w1_{-}5 out=Is5w15
.subckt and in0=ls6 in1=w1 6 out=ls6w16
.subckt and in0=Is7 in1=w1 7 out=Is7w17
.subckt and in0=ls8 in1=w1 8 out=ls8w18
subckt xor 8 in 0 = Is 1 w 11 in 1 = Is 2 w 12 in 2 = Is 3 w 13 in 3 = Is 4 w 14 in 4 = Is 5 w 15 in 5 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 16 in 6 = Is 7 w 17 in 1 = Is 6 w 17 in 1 = I
in7=Is8w18 out=Istim1
```

37

Adjacency Matrix



Configuration


```
number_of_register
21,21
number_of_operands
-,3
option1
option2
option4
option5
2,3,4,6,7,8,10,11,12,14,15,16
option6
option7
option8
0,1,0,1,0,1,1,0
option11
-1 1 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 -1
option12
21, I 19, 20, c 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 3 19 20 21, I
option13
1,21
```

option11

```
-1 1 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 -1
option12
21, I 19, 20, c 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 3 19 20 21, I
 Node0
                           Behave like Shift Register
0
   Is1 |w11|w14|w13|w12|w15|w18|w17|w16|w51|w54|w53|w52|w55|w58|w57|w56| Is1 |
              LUT
                               Received Data
       w14w13w12w15w18w17w16w51w54w53w52w55w58w57w56w11| Is1 | Is5
?
```

Node0 at last cycle

option13 I,21



OUTPUT

time:0.821855

We already know almost all of the dataflow as expressed in option12,13.

Detail of the dataflow is filled in the result, and its correctness was proved.

