



# XR808 Datasheet

---

*Single-Chip Wi-Fi MCU for Internet-of-Things Applications*

**Revision 0.3**

**Oct. 18, 2019**

## Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF XRADIO TECHNOLOGY ("XRADIO"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF XRADIO AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE PURCHASED PRODUCTS, SERVICES AND FEATURES ARE STIPULATED BY THE CONTRACT MADE BETWEEN XRADIO AND THE CUSTOMER. PLEASE READ THE TERMS AND CONDITIONS OF THE CONTRACT AND RELEVANT INSTRUCTIONS CAREFULLY BEFORE USING, AND FOLLOW THE INSTRUCTIONS IN THIS DOCUMENTATION STRICTLY. XRADIO ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF IMPROPER USE (INCLUDING BUT NOT LIMITED TO OVERVOLTAGE, OVERCLOCK, OR EXCESSIVE TEMPERATURE).

THE INFORMATION FURNISHED BY XRADIO IS PROVIDED JUST AS A REFERENCE OR TYPICAL APPLICATIONS, ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS DOCUMENT DO NOT CONSTITUTE A WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. XRADIO RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE.

NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF XRADIO. THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. XRADIO SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. XRADIO SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.

## Revision History

| Version | Date       | Summary of Changes                |
|---------|------------|-----------------------------------|
| 0.1     | 2019-7-20  | Initial Version                   |
| 0.2     | 2019-10-10 | Modify Package and Pinmux         |
| 0.3     | 2019-10-18 | Update RF performance information |
|         |            |                                   |
|         |            |                                   |

**Table 1-1 Revision History**

## Contents

|  |    |
|--|----|
| Declaration.....                           | 2  |
| Revision History .....                     | 3  |
| Contents.....                              | 4  |
| Tables.....                                | 6  |
| Figures .....                              | 7  |
| 1 Overview.....                            | 8  |
| 1.1 General Description .....              | 8  |
| 1.2 Features .....                         | 8  |
| 1.3 Application .....                      | 10 |
| 1.4 Block Diagram .....                    | 11 |
| 2 Function Description.....                | 12 |
| 2.1 System Overview .....                  | 12 |
| 2.1.1 Power Management .....               | 12 |
| 2.1.2 Clock.....                           | 13 |
| 2.1.3 Power State and Power Sequence ..... | 15 |
| 2.1.4 Memory Mapping .....                 | 17 |
| 2.1.5 CPU.....                             | 18 |
| 2.1.6 DMA .....                            | 18 |
| 2.1.7 Crypto Engine.....                   | 18 |
| 2.1.8 Timer .....                          | 19 |
| 2.1.9 RTC .....                            | 19 |
| 2.2 Peripherals .....                      | 20 |
| 2.2.1 GPIO .....                           | 20 |
| 2.2.2 UART .....                           | 22 |
| 2.2.3 SPI .....                            | 22 |
| 2.2.4 TWI.....                             | 23 |
| 2.2.5 PWM .....                            | 23 |

|       |  |    |
|-------|--|----|
| 2.2.6 | GPADC .....                                    | 24 |
| 2.2.7 | CIR .....                                      | 24 |
| 2.3   | Wi-Fi Subsystem .....                          | 25 |
| 2.3.1 | Wi-Fi MAC .....                                | 25 |
| 2.3.2 | Wi-Fi Baseband .....                           | 25 |
| 2.3.3 | Wi-Fi Radio .....                              | 25 |
| 3     | Electrical Characteristics .....               | 27 |
| 3.1   | Absolute Maximum Rating .....                  | 27 |
| 3.2   | Recommended Operating Conditions .....         | 27 |
| 3.3   | Digital IO Characteristics .....               | 28 |
| 3.4   | Bootstrap Modes and Pins .....                 | 28 |
| 3.5   | High Frequency Reference Clock .....           | 29 |
| 3.6   | Low Frequency Reference Clock .....            | 30 |
| 3.7   | Wi-Fi 2.4G RF Receiver Specifications .....    | 30 |
| 3.8   | Wi-Fi 2.4G RF Transmitter Specifications ..... | 31 |
| 3.9   | Power Consumptions .....                       | 34 |
| 4     | Package Specifications .....                   | 37 |
| 4.1   | Pin Layout .....                               | 37 |
| 4.2   | Pin Descriptions .....                         | 38 |
| 4.3   | Package Information .....                      | 40 |
| 4.4   | Package Thermal Characteristics .....          | 41 |
| 5     | Carrier Information .....                      | 42 |
| 6     | Reflow Profile .....                           | 43 |
| 7     | Application Circuit .....                      | 44 |

## Tables

|   |    |
|---|----|
| Table 1-1 Revision History .....  | 3  |
| Table 1-1 XR808 Features.....   | 8  |
| Table 2-1 Power Management States .....                                     | 12 |
| Table 2-2 SRAM Memory Mapping .....   | 17 |
| Table 2-3 XR808ST0 GPIO Multiplexing.....                                   | 20 |
| Table 2-4 XR808CT0 GPIO Multiplexing .....                                  | 21 |
| Table 3-1 Absolute Maximum Rating .....                                     | 27 |
| Table 3-2 Recommended Operating Conditions .....                            | 27 |
| Table 3-3 DC Characteristics of VDD_IO=3.3V.....                            | 28 |
| Table 3-4 DC Characteristics of VDD_IO=1.8V.....                            | 28 |
| Table 3-5 Bootstrap pins .....  | 28 |
| Table 3-6 External High Frequency Crystal Characteristics Requirements..... | 29 |
| Table 3-7 External Low Frequency Crystal Characteristics Requirements ..... | 30 |
| Table 3-8 RF Receiver Specifications .....                                  | 30 |
| Table 3-9 RF Transmitter Specifications 1 .....                             | 31 |
| Table 3-10 RF Transmitter Specifications 2 .....                            | 32 |
| Table 3-11 RF Transmitter Specifications 3 .....                            | 33 |
| Table 3-12 Power Consumption 1 .....  | 34 |
| Table 3-13 Power Consumption 2 .....  | 35 |
| Table 4-1 Pin Description .....   | 38 |
| Table 4-2 QFN32 Package Thermal Characteristics .....                       | 41 |
| Table 5-1 Reel Carrier Information.....                                     | 42 |
| Table 5-2 Tape Dimension.....   | 42 |
| Table 5-3 Packing Quantity Information .....                                | 42 |
| Table 6-1 XR808 Reflow Profile Conditions.....                              | 43 |

## Figures

|   |    |
|---|----|
| Figure 1-1 XR808 Functional Block Diagram .....   | 11 |
| Figure 2-1 Power Architecture .....               | 13 |
| Figure 2-2 Clock Control .....                    | 14 |
| Figure 2-3 Power-on Sequence .....                | 15 |
| Figure 2-4 Wakeup from standby Sequence .....     | 15 |
| Figure 2-5 Wakeup from hibernation Sequence ..... | 16 |
| Figure 2-6 Shutdown Sequence .....                | 16 |
| Figure 2-7 Memory Mapping .....                   | 17 |
| Figure 4-1 XR808ST0 Pin Layout.....               | 37 |
| Figure 4-2 XR808CT0 Pin Layout .....              | 37 |
| Figure 4-3 QFN32 Package Outline Drawing .....    | 40 |
| Figure 5-1 Tape Dimension Drawing .....           | 42 |
| Figure 6-1 XR808 Typical Reflow Profile.....      | 43 |
| Figure 7-1 Reference Design of XR808CT0.....      | 44 |

# 1 Overview

## 1.1 General Description

XR808 is a highly integrated low-power Wi-Fi Microcontroller System-on-Chip (SoC) solution designed for Internet of Things (IoT), Machine-to-Machine (M2M), Smart Home, Cloud Connectivity and Smart Energy applications.

The XR808 application subsystem is powered by an ARM Cortex-M4F CPU that operates up to 160MHz. It supports an integrated 256KB SRAM and 160KB ROM, a QSPI interface to SIP up to 16MB Flash. Integrated I-cache enables Execute In Place (XIP) from flash. It also includes many peripherals, including UART, TWI, SPI, PWM, and GPADC.

The Wi-Fi subsystem contains the 802.11b/g/n baseband, MAC and radio with integrated PA, LNA, Switch and harmonic filter, which is design to meet both the low power, high integration and high performance network application. a novel digital RF transmitter is design using XRADIOTECH's MPD™ technology to deliver higher output power and maintain higher efficiency, and also to keep the chip not sensitive to antenna mismatch but always have good EVM at different VSWR.

The SoC is optimized for low-power operation by using several low-power state and fast wake-up times from hardware to software. Multiple power domains and clocks can be shut down individually. The application subsystem and Wi-Fi subsystem can be put into low-power states independently, supporting a variety of application use cases. Also an optional external DC-DC regulator can provide from 1.5V to 2.5V for whole VDD\_ANA power domain with on chip DC-DC control signal, without sacrifice standby power consumption even using high quiescent current DC-DC.

The SoC is designed for networked low-power embedded applications. It has an integrated network processor with a large set of TCP/IP with IPv4/IPv6 based services. These services can be accessed via a serial UART/SPI link connected to an external host CPU.

## 1.2 Features

- General System Features

Table 1-1 XR808 Features

| Chip List      | Description                       | XR808ST0           | XR808CT0           |
|----------------|-----------------------------------|--------------------|--------------------|
| Package        | Trays and tape-in-reel            | 4x4mm <sup>2</sup> | 4x4mm <sup>2</sup> |
|                |                                   | QFN32              | QFN32              |
| Supply voltage | Power supply from system          | 1.62~5.5V          |                    |
| PMU            | LDO for external device (EXT LDO) | Yes                |                    |
| External Clock | Reference High frequency clock    | 24/26/40MHz        |                    |
| MCU Core       | Core Type                         | Cortex-M4F         |                    |
|                | Core clock maximum frequency      | 160MHz             | 160MHz             |



|                           |  |                  |       |       |
|---------------------------|--|------------------|-------|-------|
| Memory                    | Internal ROM   |                  | 160KB |       |
|                           | Internal RAM   |                  | 256KB | 256KB |
|                           | Internal Flash   |                  | /     | /     |
|                           | External Flash with XIP                                    |                  | 128Mb |       |
| Backup register           | Backup register for power save                             |                  | 16B   |       |
| Secure boot               |  |                  | Yes   |       |
| Crypto Engine             | AES/DES/3DES/SHA/MD5/CRC                                   |                  | Yes   |       |
| TRNG                      | Provide random number seed                                 |                  | Yes   |       |
| Watchdog reset protection | Protect specified peripherals been reset by watchdog reset |                  | Yes   |       |
| BOR                       | BOR Detection  |                  | Yes   |       |
| Wi-Fi                     | 802.11 b/g/n   |                  | Yes   |       |
| Peripheral                | GPIO   | General Purpose  | 21    | 17    |
|                           | UART   |                  | 3     | 2     |
|                           | SPI  | Master and slave | 1     | /     |
|                           | TWI  | Max.400Kbps      | 2     | 2     |
|                           | CIR  | 1T1R             | 1     | 1     |
|                           | GPADC  | VBAT             | 1     | 1     |
|                           |  | Normal           | 5     | 1     |
|                           | DMA  | 8Channel         | 1     | 1     |
|                           | RTC  |                  | 1     | 1     |
|                           | Timer  | Watchdog         | 1     | 1     |
|                           |  | Normal           | 2     | 2     |
|                           |  | Wakeup           | 1     | 1     |
|                           | PWM  | Output           | 8     | 8     |
|                           |  | Input capture    | 8     | 8     |
|                           | 32K  | Internal RCOSC   | 1     | 1     |
|                           |  | External XTAL    | 1     | /     |
|                           | WAKEUP IO  | From RTC wakeup  | 6     | 6     |

#### ● Wi-Fi Subsystem

- IEEE 802.11b/g/n, 1x1 SISO 2.4GHz
- Integrated MAC, BB, RF and Embedded TCP/IP Stack

- Integrated T/R switch, harmonic filter, PA and LNA
- Antenna diversity
- Station, AP Modes
- Smart-Config Technology for Autonomous and Fast Wi-Fi Connections
- Security support for WEP, WPA/WPA2 personal, WPS2.0
- Industry-Standard BSD Socket Application Programming Interfaces (APIs)
- **Power Management**
  - Integrate highly flexibility power management unit by several LDOs and external DC-DC controller
  - Wide range power supply: 1.62-5.5V
- **Miscellaneous**
  - Integrates 1Kbit eFuse to store device specific information and RF calibration data

## 1.3 Application

- |                    |                           |
|--------------------|---------------------------|
| ● Smart Audio      | ● Smart Home              |
| ● Smart Video      | ● Access Control          |
| ● Security Systems | ● Cloud Connectivity      |
| ● Smart Energy     | ● Industrial Control      |
| ● Internet Gateway | ● IP Network Sensor Nodes |

## 1.4 Block Diagram




Figure 1-1 XR808 Functional Block Diagram

## 2 Function Description

### 2.1 System Overview

#### 2.1.1 Power Management

A single 1.62~5.5V power supply is required for the XR808. It could be from an AC-DC converter, USB to supply to 5V or a DC-DC converter to convert higher voltage supply to 3.3V or even lower. It could be from a battery directly too, no matter it is lithium, single 3V button or 2 serial NI-MH battery.

The Power Management Unit (PMU) contains a DC-DC control interface, several Low Drop-out Regulators (LDOs), and a reference band-gap circuit. The circuits are optimized for low quiescent current, low drop-out voltage, load regulation, high ripple rejection, and low output noise. The PMU integrates several LDOs for different circuits: TOP LDO, RTC LDO, SoC LDO, EXT LDO, as shown in Figure 2-1. They have different operating conditions and features:

- **TOP LDO** provide programmable voltage from 1.4V to 3.6V with maximum 350mA load current, for Analog and PSRAM, also SoC LDO input. Normally, make sure VBAT voltage is higher than this programmable output voltage setting.
- **RTC LDO** is the main supply only for RTC domain to optimize power consumption at HIBERNATION state.
- **SoC LDO** is the main supply for whole chip digital circuit with programmable voltage from 0.6V to 1.35V to let DVFS operate effectively.
- **EXT LDO** is main power supply for external device in application, and also can be provide to VDDIO, GPADC and CODEC. It has maximum 200mA load current. The output voltage is limited to 3.3/3.1V (by register configure setting), when VBAT is lower than the value, it will automatically switch to bypass mode to let output voltage follow VBAT.

When using external DC-DC to further reduce power, the connection can be set as figure 2-1. PA23 GPIO pin is specified for external DC-DC pup, the detail software setting and flow is integrated in to our SDK. When external DC-DC is used, the output voltage on VDD18 should be at least 0.1V step higher than TOP LDO setting voltage to have DC-DC be operating normally.

There are four power domains in the system: RTC domain, OA domain, Digital Core domain and Wi-Fi domain. They mainly used for different scenario to maintain ultra-low power application. We define XR808 into **ACTIVE**, **STANDBY**, **HIBERNATION** and **SHUTDOWN** power management states, is shown in table 2-1.

Table 2-1 Power Management States

| POWER MODE | CM4F   | Wi-Fi  | EXT LDO | RTC LDO | TOP LDO | SoC LDO | DCXO  | Description    |
|------------|--------|--------|---------|---------|---------|---------|-------|----------------|
|            |        |        |         |         |         |         | /DPLL |                |
| ACTIVE     | ACTIVE | ACTIVE | ON      | ON      | ON      | ON      | ON    | All CPU active |

|           |        |        |        |     |        |     |        |  |
|-----------|--------|--------|--------|-----|--------|-----|--------|--|
|           | ACTIVE | OFF    | ON     | ON  | ON     | ON  | ON/OFF | APP CPU active   |
| STANDBY   | SLEEP  | ACTIVE | ON     | ON  | ON     | ON  | ON     | APP CPU goes to sleep, Wi-Fi DTIMx state                 |
|           | SLEEP  | SLEEP  | ON     | ON  | LP     | LP  | OFF    |  |
|           | SLEEP  | OFF    | ON     | ON  | LP     | LP  | OFF    | APP CPU goes to sleep, Wi-Fi power off                   |
| HIBERNATE | OFF    | OFF    | ON/OFF | ON  | OFF/LP | OFF | OFF    | Only RTC on, waiting for timer or wakeup IO to interrupt |
| SHUTDOWN  | OFF    | OFF    | OFF    | OFF | OFF    | OFF | OFF    | CHIP_PWD pin keep low level                              |




Figure 2-1 Power Architecture

## 2.1.2 Clock

The clock management system can source the system clocks from a range of internal or external high and low frequency oscillators and distribute them to modules based up a module's individual requirements. The system depends on, and generates two different clocks: a high frequency clock *HFCLK* and a low frequency clock *LFCLK*.


The system supports two *LFCLK* clock sources, the 32.768 KHz crystal oscillator and the 32.768 KHz RC oscillator. The 32.768 KHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the *LXTAL1* and *LXTAL2* pins. The *LFCLK* clock and all of the available *LFCLK* sources are switched off by default when the system is powered

up. The LFCLK clock can be started by selecting the preferred clock source in PRCM register. It is used for each subsystem to achieve lower current consumption for different running mode. In addition, the LFCLK is also used in RTC circuit to achieve accuracy timing.

There is only one clock source for HFCLK, the 24MHz, 26MHz, 40MHz crystal oscillator. The HFCLK is enabled automatically when the system is powered up and can be switched off when all subsystems won't use it anymore in some low power modes.

The HFCLK is used to generate the clock source for Digital PLL, which is used to generate the clock sources for Cortex-M4F core, Wi-Fi and peripherals. There is also an Audio PLL used to generate the clock source for Audio Subsystem.

The following figure shows the clock control block diagram.



**Figure 2-2 Clock Control**

## 2.1.3 Power State and Power Sequence

### 2.1.3.1 Power-on Sequences




Figure 2-3 Power-on Sequence

### 2.1.3.2 Wakeup from Standby




Figure 2-4 Wakeup from standby Sequence

### 2.1.3.3 Wakeup from Hibernation




Figure 2-5 Wakeup from hibernation Sequence

### 2.1.3.4 Shutdown Sequence




Figure 2-6 Shutdown Sequence



## 2.1.4 Memory Mapping




Figure 2-7 Memory Mapping

Table 2-2 SRAM Memory Mapping

| RAM Region      | SIZE  | AR400A Address          | WIFI MCU Address                  |
|-----------------|-------|-------------------------|-----------------------------------|
| BROM            | 32KB  | 0x00000000 – 0x00007FFF | invisible                         |
| ROM             | 128KB | 0x00008000 – 0x00027FFF | invisible                         |
| SRAMA0          | 256KB | 0x00200000 – 0x0023FFFF | invisible                         |
| FLASH ROM       | 16MB  | 0x00400000 – 0x013FFFFF | invisible                         |
| WIFI Peripheral |       | 0xB9C00000 – 0xFFFFFFFF | 0xFFFFFFFF- 0xFFFFFFFF            |
| SRAMC           | 52KB  | 0x68000000 – 0x6800CFFF | 0x08000000 – 0x0800CFFF (AHB RAM) |
| SRAMD           | 64KB  | 0x6800D000 – 0x6801CFFF | 0x09000000 – 0x0900FFFF (PAS RAM) |
| ROM             | 128KB | invisible               | 0x00000000 – 0x0001FFFF (ITCM)    |

### 2.1.5 CPU

XR808 features an ARM Cortex-M4F processor, which is the most energy efficient ARM processor available. It supports the clock rates from 32KHz up to 160MHz. The processor provides a low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption.

The ARM Cortex-M4 core has low-latency interrupt processing with the following features:

- Thumb-2 instruction set for optimal performance and code size
- Handler and thread modes
- Memory Protection Unit (MPU) for memory protection features
- Floating Point Unit (FPU) to support DSP related function
- Nested Vectored Interrupt Controller (NVIC) to achieve low latency interrupt processing
- Three Advanced High-Performance bus AHB-Lite interfaces: ICode, DCode and system bus
- Bit-band support for memory and select peripheral that include atomic bit-band write and read operations
- Wake-up Interrupt Controller (WIC) providing ultra-low power sleep mode support

### 2.1.6 DMA

There are 8 AHB DMA channels for this DMA controller. Only one channel can be active and the sequence is according to the priority level.

The DMA controller can support 8-bit/16-bit/32-bit data width. The data width of Source and Destination can be different, but the address should be aligned. Although the increase mode of NDMA should be address aligned, but its byte counter should not be multiple. The DMA Source Address, Destination Address, Byte Counter Registers can be modified even if the DMA is started.

### 2.1.7 Crypto Engine

The Crypto Engine (CE) is one encrypt/decrypt algorithms accelerator. It is suitable for a variety of applications.

Features:

- Supports AES, DES, 3DES, SHA-1, MD5, CRC32/16, SHA256, TRNG
- Supports ECB, CBC, CTR modes for AES/DES/3DES
- Supports 128-bits, 192-bits and 256-bit key size for AES
- Supports 160-bits hardware PRNG with 192-bits seed

The TRNG generates random numbers from the 8 free-run ring oscillators (RCO). IRQ will be issued once the random data is successfully generated.

### **2.1.8 Timer**

Timer 0 and 1 can take their inputs from internal RC oscillator, external 32768Hz crystal or OSC. They provide the operating system's scheduler interrupt. It is designed to offer maximum accuracy and efficient management, even for systems with long or short response time. They provide 24-bit programmable overflow counter and work in auto-reload mode or no-reload mode.

The watch-dog is used to resume the controller operation when it had been disturbed by malfunctions such as noise and system errors. It features a down counter that allows a watchdog period of up to 16 seconds. It can generate a general reset or an interrupt request.

### **2.1.9 RTC**

The real time clock (RTC) is for calendar usage. It is built around a 30-bit counter and used to count elapsed time in YY-MM-DD and HH-MM-SS. The unit can be operated by the backup battery while the system power is off. It has a built-in leap year generator.

The alarm generates an alarm signal at a specified time in the power-off mode or normal operation mode. In normal operation mode, both the alarm interrupt and the power management wakeup are activated. In power-off mode, the power management wakeup signal is activated. In this section, there are two kinds of alarm. Alarm 0 is a general alarm; its counter is based on second. Alarm 1 is a weekly alarm; its counter is based on the real time.

## 2.2 Peripherals

### 2.2.1 GPIO

The XR808 GPIO unit provides as many as 31 GPIO (General Purpose IO) pins. All ports are brought out of the device using alternate function multiplexing. The GPIO function can be multiplexed on a multi-function I/O pin by selecting the GPIO alternate function in the GPIO Controller registers.

There are two types of GPIO designs in XR808: GPIO and AGPIO. Each GPIO can be configured with the following options:

- Input / Output / Floating(Hi-Z) mode
- Input mode: Pull-up or Pull-down
- Output mode: Active driving
- Pull-up/down control: the pull-up and pull-down resistance is 90K $\Omega$  with  $\pm 30\%$  variation over PVT condition
- External Interrupt IO with 5 trigger modes: high-level, low-level, rising edge, falling edge, double edge
- 5 WAKEUP IOs can be set to wake system by external interrupt at HIBERNATION mode (RTC on only)
- All IOs can be set to wake system by external interrupt at STANDBY mode (RTC and OA domain on)

The digital IO AGPIO function is equivalent to GPIO as shown above. A dedicated internal control signal is used to select between the digital and analog functions. These IOs are multiplexed with 8 channels ADC (1 is internal connected to measure VBAT voltage).

GPIO PA23 has a special function which is used to enter test mode when it is high on first power-up. So we need to keep it without pull high (floating or tie low) to have whole chip power up correctly.

**Table 2-3 XR808ST0 GPIO Multiplexing**

| GPIO | FUNC2    | FUNC3     | FUNC4    | FUNC5    | FUNC6   |
|------|----------|-----------|----------|----------|---------|
| PA00 |          |           | TWI1_SCL |          | EINTA0  |
| PA01 |          |           | TWI1_SDA |          | EINTA1  |
| PA07 | UART1_TX |           | TWIO_SDA |          | EINTA7  |
| PA10 | ADC_CH0  | PWM2/ECT2 |          |          | EINTA10 |
| PA11 | ADC_CH1  | PWM3/ECT3 |          |          | EINTA11 |
| PA12 | ADC_CH2  | PWM4/ECT4 |          | IR_TX    | EINTA12 |
| PA13 | ADC_CH3  | PWM5/ECT5 |          | UART1_TX | EINTA13 |

|                  |              |           |           |                |         |
|------------------|--------------|-----------|-----------|----------------|---------|
| PA14             | ADC_CH4      | PWM6/ECT6 |           | UART1_RX       | EINTA14 |
| PA17/WUPIO4      | TWI0_SCL     | IR_RX     | 32KOSCO   |                | EINTA17 |
| PA18             | TWI0_SDA     | IR_TX     |           | IR_RX          | EINTA18 |
| PA19/WUPIO5      | UART2_RTS    | TWI0_SCL  | PWM0/ECT0 | SPI1_MOSI      | EINTA19 |
| PA20/WUPIO6      | UART2_CTS    | TWI0_SDA  | PWM1/ECT1 | SPI1_MISO      | EINTA20 |
| PA21/WUPIO7      | UART2_RX     |           | PWM2/ECT2 | SPI1_CLK       | EINTA21 |
| PA22/WUPIO8      | UART2_TX     |           | PWM3/ECT3 | SPI1_CS0       | EINTA22 |
| PA23/WUPIO9/TEST | EXT_DCDC_PUP |           |           |                | EINTA23 |
| PB00             | UART0_TX     | JTAG_TMS  | PWM4/ECT4 | SWD_TMS        | EINTB0  |
| PB01             | UART0_RX     | JTAG_TCK  | PWM5/ECT5 | SWD_TCK        | EINTB1  |
| PB02             | SWD_TMS      | JTAG_TDO  | PWM6/ECT6 |                | EINTB2  |
| PB03             | SWD_TCK      | JTAG_TDI  | PWM7/ECT7 |                | EINTB3  |
| PB04             |              |           | UART1_TX  | FLASH_MOSI/IO0 | EINTB4  |
| PB05             |              |           | UART1_RX  | FLASH_MISO/IO1 | EINTB5  |
| PB06             |              |           | UART1_CTS | FLASH_CS       | EINTB6  |
| PB07             |              |           | UART1_RTS | FLASH_CLK      | EINTB7  |

**Table 2-4 XR808CT0 GPIO Multiplexing**

| GPIO        | FUNC2     | FUNC3     | FUNC4     | FUNC5 | FUNC6   |
|-------------|-----------|-----------|-----------|-------|---------|
| PA00        |           |           | TWI1_SCL  |       | EINTA0  |
| PA01        |           |           | TWI1_SDA  |       | EINTA1  |
| PA07        |           |           | TWI0_SDA  |       | EINTA7  |
| PA12        | ADC_CH2   | PWM4/ECT4 |           | IR_TX | EINTA12 |
| PA17/WUPIO4 | TWI0_SCL  | IR_RX     | 32KOSCO   |       | EINTA17 |
| PA18        | TWI0_SDA  | IR_TX     |           | IR_RX | EINTA18 |
| PA19/WUPIO5 | UART2_RTS | TWI0_SCL  | PWM0/ECT0 |       | EINTA19 |
| PA20/WUPIO6 | UART2_CTS | TWI0_SDA  | PWM1/ECT1 |       | EINTA20 |
| PA21/WUPIO7 | UART2_RX  |           | PWM2/ECT2 |       | EINTA21 |

|                  |              |          |           |                |         |
|------------------|--------------|----------|-----------|----------------|---------|
| PA22/WUPIO8      | UART2_TX     |          | PWM3/ECT3 |                | EINTA22 |
| PA23/WUPIO9/TEST | EXT_DCDC_PUP |          |           |                | EINTA23 |
| PB00             | UART0_TX     | JTAG_TMS | PWM4/ECT4 | SWD_TMS        | EINTB0  |
| PB01             | UART0_RX     | JTAG_TCK | PWM5/ECT5 | SWD_TCK        | EINTB1  |
| PB02             | SWD_TMS      | JTAG_TDO | PWM6/ECT6 |                | EINTB2  |
| PB03             | SWD_TCK      | JTAG_TDI | PWM7/ECT7 |                | EINTB3  |
| PB04             |              |          |           | FLASH_MOSI/IO0 | EINTB4  |
| PB05             |              |          |           | FLASH_MISO/IO1 | EINTB5  |
| PB06             |              |          |           | FLASH_CS       | EINTB6  |
| PB07             |              |          |           | FLASH_CLK      | EINTB7  |

## 2.2.2 UART

The XR808 provides 3 UART controllers: one is used for debug and two with auto-flow control are used for communication with external devices. The UART has 16450 and 16550 modes of operation, which are compatible with a range of standard software drivers. In 16550 mode, transmit and receive operations are both buffered by FIFOs. In 16450 mode, these FIFOs are disabled.

Features:

- Compatible with industry-standard 16550 UARTs
- 64-Bytes Transmit and receive data FIFOs
- Support DMA controller interface
- Support Software/ Hardware Flow Control
- Support IrDA 1.0 SIR
- Support RS-485 mode
- Support configurable baud rate from 9600, 19200, 38400, 115200 and 921600 etc.
- Support baud rate detection

## 2.2.3 SPI

The XR808 features two SPI controllers. Each controller can be configured to a SPI master or a SPI slave. The SPI is a full-duplex, synchronous, serial communication interface used to control the peripheral devices. The SPI supports 4 different formats for data transfer. Software can select one of the four modes in which the SPI works by setting the

clock polarity (CPOL) and initial clock phase (CPHA) Register.

- Support standard SPI mode
- Master/Slave configurable
- Up to 3 chip selects to support multiple peripherals
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Interrupt and DMA support

## 2.2.4 TWI

The XR808 features two TWI serial interfaces. They can be configured as master and slave mode. Each TWI controller supports three IO mapping. The TWI controllers can be operated in standard mode (100K bps) or fast-mode, supporting data rate up to 400K bps. Multiple Masters and 10-bit addressing Mode are supported for this specified application. General Call Addressing is also supported in Slave mode.

Features:

- Compatible with IIC protocol and SCCB protocol
- Software-programmable for Slave or Master
- Supports Repeated START signal
- Multi-master systems supported
- Allows 10-bit addressing with TWI bus
- Performs arbitration and clock synchronization
- Own address and General Call address detection
- Interrupt on address detection
- Supports speeds up to 400Kbits/s ('fast mode')
- Allows operation from a wide range of input clock frequencies

## 2.2.5 PWM

XR808 features 8 PWMs to generate pulse sequences with programmable frequency a duration for LCD, vibrators and other devices. The PWM controller provides 8 PWM channels, which are divided into four pairs of PWM pair, each is composed of three parts: a clock controller, two timer modules, a programmable dead-zone generator. The PWM channel logic can be configured as input capture function. The capturer detects the rising edge and the falling edge of the signal and calculates the high-level and the low-level duration with a 16-bit counter.

Features:

- 8 PWM channels, divided into 4 PWM pairs
- Supports pulse, period and complementary pair outputs
- Support input capture
- Programmable dead-zone generator
- Configurable output frequency, 0%-100% duty adjustable

### 2.2.6 GPADC

XR808 features one GPADC function. The ADC function contains a 6-channel analog switch, a single end input asynchronous 12-bit SAR (Successive Approximation Register) ADC. The channels 0 to 4 are used to detect the voltage of the external input and the channel 8 is dedicated to detect the voltage of the VBAT.

Features:

- 12-bit Resolution and 10-bit effective SAR type A/D converter
- 6-channel multiplexer, 5 normal channel and 1 VBAT voltage detection channel
- 64 FIFO depth of data register
- DMA support
- Power supply 1.62~3.6V, internal Capless LDO provide 1.4V/2.5V/0.4\*VDD-EXT to Vref
- Maximum Sampling frequency: 1 MHz
- Support self-calibration
- Support data compare and interrupt
- Support four operation mode: Single conversion mode, Single-cycle conversion mode, Continuous conversion mode, Outbreak conversion mode

### 2.2.7 CIR

XR808 features an infrared remote transmitter and a receiver controller. Through the process control pulse waveform, the remote controller can support a variety of infrared protocol.

The IR receiver controller features:

- Full physical layer implementation
- Support IR for remote control
- 64x8 bits FIFO for data buffer

The IR transmitter controller features:



- Full physical layer implementation
- 128 bytes FIFO for data buffer
- Configurable carrier frequency
- Interrupt and DMA support

## **2.3 Wi-Fi Subsystem**

### **2.3.1 Wi-Fi MAC**

Supports MAC enhancements including:

- 802.11d - Regulatory domain operation
- 802.11e - QoS including WMM
- 802.11h - Transmit power control dynamic and frequency selection
- 802.11i - Security including WPA2 compliance
- 802.11r - Roaming

### **2.3.2 Wi-Fi Baseband**

Features:

- Compatible with IEEE 802.11 b/g/n standard
- 802.11n MCS0-7 with data rate up to 72.2Mbps (BPSK,  $r=1/2$  through 64QAM,  $r=5/6$ )
- 6M~54M data rate for 802.11g
- DSSS, CCK modulation with long and short preamble
- Short Guard Interval
- Long Guard Interval
- RX antenna Diversity

### **2.3.3 Wi-Fi Radio**

Features:

- Integrated 2.4GHz PA, LNA, and T/R switch
- Internal impedance matching network and harmonic filter allow chip to connect to antenna directly

- High Power Amplifier with 1.8~5.5V full range directly support XRADIOTECH's MPDTM technology ensure linearity tracking automatically to always keep EVM and mask within specifications
- Special Architecture and Device design to keep the reliability of PA up to 5.5V high voltage and also deliver high output power (>25dBm)

## 3 Electrical Characteristics

### 3.1 Absolute Maximum Rating

Table 3-1 Absolute Maximum Rating

| Symbol                | Parameter                           | Maximum rating | Unit |
|-----------------------|-------------------------------------|----------------|------|
| I/O                   | In/Out current for input and output | -35 to 35      | mA   |
| VBAT                  | 1.62-5.5V Power supply              | -0.3 to 6      | V    |
| CHIP_PWD              | RESET pin for chip                  | -0.3 to 6      | V    |
| VDD_ANA               | Power supply                        | -0.3 to 3      | V    |
| VDD_DIG               | Power supply                        | -0.3 to 1.5    | V    |
| VDD_EXT               | Power supply                        | -0.3 to 4      | V    |
| VDD_IO                | Power supply                        | -0.3 to 4      | V    |
| T <sub>opr</sub>      | Operating Temperature               | -40 to 105     | °C   |
| T <sub>junction</sub> | Junction Temperature                | -40 to 125     | °C   |
| T <sub>stg</sub>      | Storage Temperature                 | -55 to 150     | °C   |
| VESD                  | HBM                                 | ± 2000         | V    |
| VESD                  | CDM                                 | ± 500          | V    |

### 3.2 Recommended Operating Conditions

Table 3-2 Recommended Operating Conditions

| Symbol           | Parameter                              | Min. | Typ.      | Max. | Unit |
|------------------|--|------|-----------|------|------|
| T <sub>opr</sub> | Ambient Operating Temperature          | -40  | -         | 105  | °C   |
| VBAT             | Power supply of chip input             | 1.62 | 1.8/3.3/5 | 5.5  | V    |
| CHIP_PWD         | RESET                                  | 1.62 | -         | 5.5  | V    |
| VDD_ANA          | Power supply of analog/RF input        | 1.4  | 1.8       | 2.5  | V    |
| VDD_DIG          | Power supply of digital input          | 0.6  | 1.1       | 1.35 | V    |
| VDD_EXT          | Power supply of external device output | 1.62 | 3.3       | 3.5  | V    |

|        |                            |      |         |     |   |
|--------|----------------------------|------|---------|-----|---|
| VDD_IO | Power supply of GPIO input | 1.62 | 1.8/3.3 | 3.6 | V |
|--------|----------------------------|------|---------|-----|---|

### 3.3 Digital IO Characteristics

Table 3-3 DC Characteristics of VDD\_IO=3.3V

| Symbol          | Parameter                  | Condition                     | Min. | Max. | Unit |
|-----------------|----------------------------|-------------------------------|------|------|------|
| V <sub>IL</sub> | Input Low Voltage          | VDD_IO=3.3V                   | -0.3 | 1.32 | V    |
| V <sub>IH</sub> | Input High Voltage         | VDD_IO=3.3V                   | 2.06 | 3.6  | V    |
| V <sub>OL</sub> | Output Low Voltage         | I <sub>OL</sub>   = 7.5~50 mA | -0.3 | 0.4  | V    |
| V <sub>OH</sub> | Output High Voltage        | I <sub>OH</sub>   = 7.5~50 mA | 2.9  | 3.6  | V    |
| R <sub>PU</sub> | Input Pull-up Resistance   | PU=high, PD=low               | 35   | 95   | KΩ   |
| R <sub>PD</sub> | Input Pull-down Resistance | PU=high, PD=low               | 35   | 95   | KΩ   |

Table 3-4 DC Characteristics of VDD\_IO=1.8V

| Symbol          | Parameter                  | Condition                      | Min. | Max. | Unit |
|-----------------|----------------------------|--------------------------------|------|------|------|
| V <sub>IL</sub> | Input Low Voltage          | VDD_IO=1.8V                    | -0.3 | 0.6  | V    |
| V <sub>IH</sub> | Input High Voltage         | VDD_IO=1.8V                    | 1.18 | 1.98 | V    |
| V <sub>OL</sub> | Output Low Voltage         | I <sub>OL</sub>   = 2.25~15 mA | -0.3 | 0.4  | V    |
| V <sub>OH</sub> | Output High Voltage        | I <sub>OH</sub>   = 2.25~15 mA | 1.44 | 2.0  | V    |
| R <sub>PU</sub> | Input Pull-up Resistance   | PU=high, PD=low                | 63   | 190  | KΩ   |
| R <sub>PD</sub> | Input Pull-down Resistance | PU=high, PD=low                | 63   | 190  | KΩ   |

### 3.4 Bootstrap Modes and Pins

Table 3-5 Bootstrap pins

| Symbol     | Bootstrap Function Name | Value | Description  |
|------------|-------------------------|-------|--|
| PA23       | Test Mode               | 0     | Normal operation mode                              |
|            |                         | 1     | Enter into test/debug mode when releasing CHIP_PWD |
| PB02, PB03 | Boot Mode               | 00    | When releasing CHIP_PWD will cause the system      |

|  |  |    |                                |
|--|--|----|--------------------------------|
|  |  |    | going to firmware update mode. |
|  |  | 01 | Internal normal boot           |
|  |  | 10 |                                |
|  |  | 11 |                                |

### 3.5 High Frequency Reference Clock

XR808 must use high frequency reference clock, it can use an external high frequency crystal and a built-in oscillator.

**Table 3-6 External High Frequency Crystal Characteristics Requirements**

| Parameter                                   | Conditions    | Min. | Typ.     | Max. | Unit   |
|---|---------------|------|----------|------|--------|
| Frequency Range                             |               | -    | 24,26,40 | -    | MHz    |
| ESR   |               | -    | -        | 60   | Ohm    |
| $C_{in\_xtal}^{(1)}$                        | Single-ended  | 0    | -        | 25.4 | pF     |
| $C_{shunt}^{(1)}$                           |               | -    | 2        | -    | pf     |
| Load Capacitance <sup>(1)</sup>             |               | -    | 0        | 27   | pF     |
| Crystal Frequency Accuracy at Nominal Temp. | 25 °C         | -10  | -        | +10  | ppm    |
| Crystal Drift Due to Temperature            | -20 to +85 °C | -10  | -        | +10  | ppm    |
| Crystal Pull Ability                        |               | 10   | -        | 150  | ppm/pF |

(1) The load capacitance value ( $C_{load}$ ) and shunt capacitance depends on XTAL model, XTAL1 and XTAL2 pin have inside capacitance ( $C_{in\_xtal}$ ), so external added load capacitance value(PCB Welding Capacitance)  $C_{load\_ext} = C_{load} * 2 - C_{in\_xtal} - C_{pcb} - C_{shunt} * 2$ ,  $C_{pcb}$  is PCB parasitic capacitance(Single ended) .  $C_{in\_xtal}$  has tuning range about 25.4pF, which is controlled by software, for details please go to software user manual.

### 3.6 Low Frequency Reference Clock

XR808 use low frequency reference clock, it can either use an external low frequency crystal and a built-in oscillator, or internal RCOSC. The external crystal and a built-in oscillator is used during power save modes.

#### External Low Reference Clock Source

Table 3-7 External Low Frequency Crystal Characteristics Requirements

| Parameter                         | Conditions | Min. | Typ.   | Max. | Unit |
|-----------------------------------|------------|------|--------|------|------|
| Nominal Frequency                 |            | -    | 32.768 | -    | KHz  |
| Load Capacitance <sup>(1)</sup>   |            | -    | 12.5   | -    | pF   |
| C <sub>shunt</sub> <sup>(1)</sup> |            | -    | 2      | -    | pf   |

(1) The load capacitance value (C<sub>load</sub>) and shunt capacitance depends on LXTAL model, external added load capacitance value(PCB Welding Capacitance)  $C_{load\_ext} = C_{load} * 2 - C_{pcb} - C_{shunt} * 2$ , C<sub>pcb</sub> is PCB parasitic capacitance(Single ended) .

#### Internal RCOSC Reference Clock Source

XR808 have an integrated RC oscillator low frequency reference clock source inside. RCOSC takes effect when there is no external crystal.

### 3.7 Wi-Fi 2.4G RF Receiver Specifications

Table 3-8 RF Receiver Specifications

Condition: VBAT=3.3V, VDD\_ANA=1.8V, XTAL=40MHz, Temperature=25°C

| Parameter                | Description              | Performance |       |      |      |
|--------------------------|--------------------------|-------------|-------|------|------|
|                          |                          | Min.        | Typ.  | Max. | Unit |
| Frequency Range          | Center channel frequency | 2412        |       | 2484 | MHz  |
| RX Sensitivity (802.11b) | 1Mbps DSSS               | -94.8       | -96.8 |      | dBm  |
|                          | 2Mbps DSSS               | -92.6       | -94.6 |      | dBm  |
|                          | 5.5Mbps CCK              | -90.4       | -92.4 |      | dBm  |
|                          | 11Mbps CCK               | -87.6       | -89.6 |      | dBm  |
| RX Sensitivity (802.11g) | 6Mbps OFDM               | -89.9       | -91.9 |      | dBm  |
|                          | 9Mbps OFDM               | -89.5       | -91.5 |      | dBm  |
|                          | 12Mbps OFDM              | -88.5       | -90.5 |      | dBm  |

|                                    |                              |       |       |  |     |
|------------------------------------|------------------------------|-------|-------|--|-----|
|                                    | 18Mbps OFDM                  | -86.1 | -88.1 |  | dBm |
|                                    | 24Mbps OFDM                  | -83.5 | -85.5 |  | dBm |
|                                    | 36Mbps OFDM                  | -80.1 | -82.1 |  | dBm |
|                                    | 48Mbps OFDM                  | -76.0 | -78.0 |  | dBm |
|                                    | 54Mbps OFDM                  | -74.4 | -76.4 |  | dBm |
| RX Sensitivity (802.11n, 20MHz)    | MCS 0                        | -89.9 | -91.9 |  | dBm |
|                                    | MCS 1                        | -87.4 | -89.4 |  | dBm |
|                                    | MCS 2                        | -85.1 | -87.1 |  | dBm |
|                                    | MCS 3                        | -82.7 | -84.7 |  | dBm |
|                                    | MCS 4                        | -79.3 | -81.3 |  | dBm |
|                                    | MCS 5                        | -75.5 | -77.5 |  | dBm |
|                                    | MCS 6                        | -73.9 | -75.9 |  | dBm |
|                                    | MCS 7                        | -72.4 | -74.4 |  | dBm |
| Maximum Receive Level              | 6 Mbps OFDM                  | -10.0 | 0.0   |  | dBm |
|                                    | 54 Mbps OFDM                 | -10.0 | -5.0  |  | dBm |
|                                    | MCS0                         | -10.0 | 0.0   |  | dBm |
|                                    | MCS7                         | -20.0 | -5.0  |  | dBm |
| Receive Adjacent Channel Rejection | 1 Mbps CCK                   |       | 42.0  |  | dBc |
|                                    | 11 Mbps CCK                  |       | 37.5  |  | dBc |
|                                    | BPSK rate 1/2, 6 Mbps OFDM   |       | 35.3  |  | dBc |
|                                    | 64QAM rate 3/4, 54 Mbps OFDM |       | 18.8  |  | dBc |
|                                    | HT20, MCS 0, BPSK rate 1/2   |       | 28.3  |  | dBc |
|                                    | HT20, MCS 7, 64QAM rate 5/6  |       | 11.0  |  | dBc |

Note: The minimum limit considers the variation of process, voltage and temperature.

## 3.8 Wi-Fi 2.4G RF Transmitter Specifications

Table 3-9 RF Transmitter Specifications 1

Condition1: VBAT=3.3V, VDD\_ANA=1.8V, XTAL=40MHz, Temperature=25°C

| Parameter                 | Description  | Performance |       |       |         |
|---------------------------|--|-------------|-------|-------|---------|
|                           |  | Min.        | Typ.  | Max.  | Unit    |
| Frequency Range           | Center channel frequency                                       | 2412        |       | 2484  | MHz     |
| TX Power <sup>1</sup>     | 1Mbps DSSS mask compliant                                      | 18.3        | 19.8  |       | dBm     |
|                           | 11Mbps CCK mask compliant                                      | 18.3        | 19.8  |       | dBm     |
|                           | 6Mbps OFDM mask compliant                                      | 17.5        | 19.0  |       | dBm     |
|                           | 54Mbps OFDM EVM compliant                                      | 14.1        | 15.6  |       | dBm     |
|                           | HT20, MCS 0 mask compliant                                     | 16.5        | 18.0  |       | dBm     |
|                           | HT20, MCS 7 EVM compliant                                      | 13.6        | 15.1  |       | dBm     |
| EVM                       | 1Mbps DSSS 17dBm   | -19.6       | -21.6 |       | dB      |
|                           | 11Mbps CCK 17dBm   | -19.2       | -21.2 |       | dB      |
|                           | 6Mbps OFDM 16dBm   | -28.2       | -30.2 |       | dB      |
|                           | 54Mbps OFDM EVM 16dBm  | -28.5       | -30.5 |       | dB      |
|                           | HT20, MCS 0 mask 16dBm   | -28.1       | -30.1 |       | dB      |
|                           | HT20, MCS 7 EVM 15dBm  | -29.1       | -31.1 |       | dB      |
| Carrier Suppression       |  |             |       | -30.0 | dBc     |
| Accuracy of Power Control | Closed-loop control across all temperature ranges and channels | -1.5        |       | 1.5   | dB      |
| Harmonic Output Power     | 2 <sup>nd</sup> Harmonic, 1Mbps DSSS 17dBm                     |             | -35.8 |       | dBm/MHz |
|                           | 3 <sup>rd</sup> Harmonic, 1Mbps DSSS 17dBm                     |             | -36.7 |       | dBm/MHz |

Note: The minimum limit considers the variation of process, voltage and temperature.

1. Refer to IEEE 802.11 specification for Tx spectrum limits:

- 802.11b mask (18.4.7.3)
- 802.11g mask (19.5.4)
- 802.11g EVM (17.3.9.6.3)
- 802.11n HT20 mask (20.3.21.1)
- 802.11n HT20 EVM (20.3.21.7.3)

2. Use N9020A, Channel Estimation: Seq

**Table 3-10 RF Transmitter Specifications 2**



Condition2: VBAT=5.0V, VDD\_ANA=1.8V, XTAL=40MHz, Temperature=25°C

| Parameter                 | Description  | Performance |       |       |         |
|---------------------------|--|-------------|-------|-------|---------|
|                           |  | Min.        | Typ.  | Max.  | Unit    |
| Frequency Range           | Center channel frequency                                       | 2412        |       | 2484  | MHz     |
| TX Power <sup>1</sup>     | 1Mbps DSSS mask compliant                                      | 19.6        | 21.1  |       | dBm     |
|                           | 11Mbps CCK mask compliant                                      | 19.7        | 21.2  |       | dBm     |
|                           | 6Mbps OFDM mask compliant                                      | 18.7        | 20.2  |       | dBm     |
|                           | 54Mbps OFDM EVM compliant                                      | 16.2        | 17.7  |       | dBm     |
|                           | HT20, MCS 0 mask compliant                                     | 18.6        | 20.1  |       | dBm     |
|                           | HT20, MCS 7 EVM compliant                                      | 15.6        | 17.1  |       | dBm     |
| EVM                       | 1Mbps DSSS 17dBm   | -19.2       | -21.2 |       | dBm     |
|                           | 11Mbps CCK 17dBm   | -19.0       | -21.0 |       | dBm     |
|                           | 6Mbps OFDM 16dBm   | -28.0       | -30.0 |       | dBm     |
|                           | 54Mbps OFDM EVM 16dBm  | -28.7       | -30.7 |       | dBm     |
|                           | HT20, MCS 0 mask 16dBm   | -27.9       | -29.9 |       | dBm     |
|                           | HT20, MCS 7 EVM 15dBm  | -29.9       | -31.9 |       | dBm     |
| Carrier Suppression       |  |             |       | -30.0 | dBc     |
| Accuracy of Power Control | Closed-loop control across all temperature ranges and channels | -1.5        |       | 1.5   | dB      |
| Harmonic Output Power     | 2 <sup>nd</sup> Harmonic, 1Mbps DSSS 17dBm                     |             | -36.3 |       | dBm/MHz |
|                           | 3 <sup>rd</sup> Harmonic, 1Mbps DSSS 17dBm                     |             | -37.9 |       | dBm/MHz |

**Table 3-11 RF Transmitter Specifications 3**

Condition3: VBAT=1.8V, VDD\_ANA=1.6V, XTAL=40MHz, Temperature=25°C

| Parameter             | Description               | Performance |      |      |      |
|-----------------------|---------------------------|-------------|------|------|------|
|                       |                           | Min.        | Typ. | Max. | Unit |
| Frequency Range       | Center channel frequency  | 2412        |      | 2484 | MHz  |
| TX Power <sup>1</sup> | 1Mbps DSSS mask compliant | 12.1        | 13.6 |      | dBm  |

|                           |  |       |       |       |         |
|---------------------------|--|-------|-------|-------|---------|
|                           | 11Mbps CCK mask compliant                                      | 12.2  | 13.7  |       | dBm     |
|                           | 6Mbps OFDM mask compliant                                      | 10.6  | 12.1  |       | dBm     |
|                           | 54Mbps OFDM EVM compliant                                      | 8.4   | 9.9   |       | dBm     |
|                           | HT20, MCS 0 mask compliant                                     | 10.2  | 11.7  |       | dBm     |
|                           | HT20, MCS 7 EVM compliant                                      | 7.6   | 9.1   |       | dBm     |
| EVM                       | 1Mbps DSSS 12dBm   | -20.3 | -22.3 |       | dBm     |
|                           | 11Mbps CCK 12dBm   | -19.5 | -21.5 |       | dBm     |
|                           | 6Mbps OFDM 10dBm   | -22.4 | -24.4 |       | dBm     |
|                           | 54Mbps OFDM EVM 10dBm  | -24.3 | -26.3 |       | dBm     |
|                           | HT20, MCS 0 mask 10dBm   | -23.3 | -25.3 |       | dBm     |
|                           | HT20, MCS 7 EVM 9dBm   | -27.2 | -29.2 |       | dBm     |
| Carrier Suppression       |  |       |       | -30.0 | dBc     |
| Accuracy of Power Control | Closed-loop control across all temperature ranges and channels | -1.5  |       | 1.5   | dB      |
| Harmonic Output Power     | 2 <sup>nd</sup> Harmonic, 1Mbps DSSS 12dBm                     |       | -40.0 |       | dBm/MHz |
|                           | 3 <sup>rd</sup> Harmonic, 1Mbps DSSS 12dBm                     |       | -40.0 |       | dBm/MHz |

### 3.9 Power Consumptions

**Table 3-12 Power Consumption 1**

Temp=25°C, VBAT=3.3V, VDD\_ANA=1.8V, external DC-DC 90% efficiency, MCU 160MHz

| Power Mode | MCU State | Wi-Fi State | TX/RX           | Test Condition |       | Current Consumption |       |      | Unit |
|------------|-----------|-------------|-----------------|----------------|-------|---------------------|-------|------|------|
|            |           |             |                 |                |       | Min.                | Typ.  | Max. |      |
| ACTIVE     | ACTIVE    | Active      | TX <sup>1</sup> | 1M DSSS        | 17dBm |                     | 217.0 |      | mA   |
|            |           |             |                 | 11M CCK        | 17dBm |                     | 224.0 |      | mA   |
|            |           |             |                 | 6M OFDM        | 16dBm |                     | 200.0 |      | mA   |
|            |           |             |                 | 54M OFDM       | 16dBm |                     | 212.0 |      | mA   |
|            |           |             |                 | HT20, MCS0     | 16dBm |                     | 209.0 |      | mA   |

|                          |       |                        |                 |                     |       |  |        |  |    |
|--------------------------|-------|------------------------|-----------------|---------------------|-------|--|--------|--|----|
|                          |       |                        |                 | HT20, MCS7          | 15dBm |  | 204.0  |  | mA |
|                          |       |                        | RX              | 1M DSSS             | -     |  | 39.0   |  | mA |
|                          |       |                        |                 | 11M CCK             | -     |  | 40.0   |  | mA |
|                          |       |                        |                 | 54M OFDM            | -     |  | 46.0   |  | mA |
|                          |       |                        |                 | HT20, MCS0          | -     |  | 42.0   |  | mA |
|                          |       |                        |                 | HT20, MCS7          | -     |  | 49.0   |  | mA |
| STANDBY                  | SLEEP | Active                 | TX <sup>1</sup> | 1M DSSS, null frame | 17dBm |  | 217.0  |  | mA |
|                          |       |                        |                 | RX listen           | -     |  | 40.5   |  | mA |
|                          |       |                        |                 | 1M DSSS             | -     |  | 33.3   |  | mA |
|                          |       | PS Mode <sup>2,5</sup> | RX              | DTIM1               | -     |  | 1074.0 |  | uA |
|                          |       |                        |                 | DTIM3               | -     |  | 435.0  |  | uA |
|                          |       |                        |                 | DTIM8               | -     |  | 200.0  |  | uA |
|                          |       |                        |                 | DTIM10              | -     |  | 167.0  |  | uA |
|                          |       | OFF <sup>5</sup>       | -               | -                   | -     |  | 47.0   |  | uA |
| HIBERNATION <sup>3</sup> | OFF   | OFF                    | -               | -                   | -     |  | 3.5    |  | uA |
| SHUTDOWN <sup>4</sup>    | OFF   | OFF                    | -               | -                   | -     |  | 0.5    |  | uA |

1. Data is captured at TX continues mode on the duration of transmitting;

2. Use XR808 by external 32K XTAL, Beacon length 1.8ms;

3. RTC and wake up timer on only;

4. CHIP\_PWD keeps at low level;

5. Only 40K Bytes SRAM retention;

**Table 3-13 Power Consumption 2**

Temp=25°C, VBAT=3.3V, VDD\_ANA=1.8V, Internal TOP LDO supply, MCU 160MHz

| Power Mode | MCU State | Wi-Fi State | TX/RX           | Test Condition |       | Current Consumption |       |      | Unit |
|------------|-----------|-------------|-----------------|----------------|-------|---------------------|-------|------|------|
|            |           |             |                 |                |       | Min.                | Typ.  | Max. |      |
| ACTIVE     | ACTIVE    | Active      | TX <sup>1</sup> | 1M DSSS        | 17dBm |                     | 249.0 |      | mA   |

|                          |       |                        |                 |                     |       |  |        |  |    |
|--------------------------|-------|------------------------|-----------------|---------------------|-------|--|--------|--|----|
|                          |       |                        |                 | 11M CCK             | 17dBm |  | 257.0  |  | mA |
|                          |       |                        |                 | 6M OFDM             | 16dBm |  | 242.0  |  | mA |
|                          |       |                        |                 | 54M OFDM            | 16dBm |  | 258.0  |  | mA |
|                          |       |                        |                 | HT20, MCS0          | 16dBm |  | 255.0  |  | mA |
|                          |       |                        |                 | HT20, MCS7          | 15dBm |  | 247.0  |  | mA |
|                          |       |                        | RX              | 1M DSSS             | -     |  | 63.0   |  | mA |
|                          |       |                        |                 | 11M CCK             | -     |  | 65.0   |  | mA |
|                          |       |                        |                 | 54M OFDM            | -     |  | 76.0   |  | mA |
|                          |       |                        |                 | HT20, MCS0          | -     |  | 68.0   |  | mA |
|                          |       |                        |                 | HT20, MCS7          | -     |  | 80.5   |  | mA |
| STANDBY                  | SLEEP | Active                 | TX <sup>1</sup> | 1M DSSS, null frame | 17dBm |  | 249.0  |  | mA |
|                          |       |                        |                 | RX listen           | -     |  | 65.4   |  | mA |
|                          |       |                        |                 | 1M DSSS             | -     |  | 53.8   |  | mA |
|                          |       | PS Mode <sup>2,5</sup> | RX              | DTIM1               | -     |  | 1665.0 |  | uA |
|                          |       |                        |                 | DTIM3               | -     |  | 641.0  |  | uA |
|                          |       |                        |                 | DTIM8               | -     |  | 294.0  |  | uA |
|                          |       |                        |                 | DTIM10              | -     |  | 240.0  |  | uA |
|                          |       | OFF <sup>5</sup>       | -               | -                   | -     |  | 47.0   |  | uA |
|                          |       |                        |                 |                     |       |  |        |  |    |
| HIBERNATION <sup>3</sup> | OFF   | OFF                    | -               | -                   | -     |  | 3.5    |  | uA |
| SHUTDOWN <sup>4</sup>    | OFF   | OFF                    | -               | -                   | -     |  | 0.5    |  | uA |

1. Data is captured at TX continues mode on the duration of transmitting;

2. Use XR808 by RCOSC, Beacon length 1.8ms;

3. RTC and wake up timer on only;

4. CHIP\_PWD keeps at low level;

5. Only 40K Bytes SRAM retention;

## 4 Package Specifications

### 4.1 Pin Layout

XR808 uses 4mm x 4mm QFN32 package.




Figure 4-1 XR808ST0 Pin Layout




Figure 4-2 XR808CT0 Pin Layout


## 4.2 Pin Descriptions

Table 4-1 Pin Description

| Pin Name                       | I/O    | XR808ST0 | XR808CT0 | Pin Description                      |
|--------------------------------|--------|----------|----------|--------------------------------------|
| <b>Power, Reset and Clocks</b> |        |          |          |                                      |
| HXTAL1                         | Analog | 4        | 4        | 40MHz crystal                        |
| HXTAL2                         | Analog | 3        | 3        | 40MHz crystal                        |
| LXTAL1                         | Analog | 26       | /        | 32.768KHz crystal                    |
| LXTAL2                         | Analog | 25       | /        | 32.768KHz crystal                    |
| CHIP_PWD                       | Input  | 27       | 27       | Chip Power Down/System Reset         |
| VDD_ANA                        | Power  | 30       | 30       | Analog power supply                  |
| VDD_DIG                        | Power  | 28       | 28       | 1.1V digital power supply            |
| VBAT                           | Power  | 31       | 31       | 1.62-5.5V power supply               |
| VDD_EXT                        | Power  | 29       | 29       | external device power supply         |
| VDD_IO                         | Power  | 21       | 21       | GPIO power supply                    |
| <b>Programmable I/O</b>        |        |          |          |                                      |
| PA00                           | In/Out | 7        | 7        | Programmable input/output            |
| PA01                           | In/Out | 8        | 8        | Programmable input/output            |
| PA07                           | In/Out | 20       | 20       | Programmable input/output            |
| PA10                           | In/Out | 23       | /        | Programmable input/output, gpadc in  |
| PA11                           | In/Out | 22       | /        | Programmable input/output, gpadc in  |
| PA12                           | In/Out | 26       | 26       | Programmable input/output, gpadc in  |
| PA13                           | In/Out | 25       | /        | Programmable input/output, gpadc in  |
| PA14                           | In/Out | 24       | /        | Programmable input/output, gpadc in  |
| PA17                           | In/Out | 20       | 20       | Programmable input/output, wakeup io |
| PA18                           | In/Out | 8        | 8        | Programmable input/output            |
| PA19                           | In/Out | 19       | 19       | Programmable input/output, wakeup io |
| PA20                           | In/Out | 18       | 18       | Programmable input/output, wakeup io |

|                              |        |    |    |   |
|------------------------------|--------|----|----|---|
| PA21                         | In/Out | 17 | 17 | Programmable input/output, wakeup io                |
| PA22                         | In/Out | 16 | 16 | Programmable input/output, wakeup io                |
| PA23                         | In/Out | 15 | 15 | Programmable input/output, test strap pin/wakeup io |
| PB00                         | In/Out | 5  | 5  | Programmable input/output                           |
| PB01                         | In/Out | 6  | 6  | Programmable input/output                           |
| PB02                         | In/Out | 13 | 13 | Programmable input/output                           |
| PB03                         | In/Out | 11 | 11 | Programmable input/output                           |
| PB04                         | In/Out | 9  | 9  | Programmable input/output                           |
| PB05                         | In/Out | 12 | 12 | Programmable input/output                           |
| PB06                         | In/Out | 14 | 14 | Programmable input/output                           |
| PB07                         | In/Out | 10 | 10 | Programmable input/output                           |
| <b>Wi-Fi Radio Interface</b> |        |    |    |   |
| ANT                          | Analog | 32 | 32 | RF Antenna  |

### 4.3 Package Information



| SYMBOL  | MILLIMETER |      |      |
|---------|------------|------|------|
|         | MIN        | NOM  | MAX  |
| A       | 0.70       | 0.75 | 0.80 |
|         | 0.80       | 0.85 | 0.90 |
|         | 0.85       | 0.90 | 0.95 |
| A1      | 0          | 0.02 | 0.05 |
| b       | 0.15       | 0.20 | 0.25 |
| b1      | 0.14REF    |      |      |
| c       | 0.18       | 0.20 | 0.25 |
| D       | 3.90       | 4.00 | 4.10 |
| D2      | 2.70       | 2.80 | 2.90 |
| e       | 0.40BSC    |      |      |
| Ne      | 2.80BSC    |      |      |
| Nd      | 2.80BSC    |      |      |
| E       | 3.90       | 4.00 | 4.10 |
| E2      | 2.70       | 2.80 | 2.90 |
| L       | 0.25       | 0.30 | 0.35 |
| h       | 0.30       | 0.35 | 0.40 |
| L/F载体尺寸 | 122X122    |      |      |

Figure 4-3 QFN32 Package Outline Drawing



## 4.4 Package Thermal Characteristics

Table 4-2 QFN32 Package Thermal Characteristics

| Symbol        | Parameter           | Conditions   | Typ. | Unit                          |
|---------------|---------------------|--|------|-------------------------------|
| $\Theta_{JA}$ | Junction-to-Ambient | JESD51<br>76.2 x 114.3mm, 4-layer(2s2p) PCB<br>No air flow | TBD  | $^{\circ}\text{C} / \text{W}$ |
| $\Theta_{JB}$ | Junction-to-Board   | JESD51<br>76.2 x 114.3mm, 4-layer(2s2p) PCB<br>No air flow | TBD  | $^{\circ}\text{C} / \text{W}$ |
| $\Theta_{JC}$ | Junction-to-Case    | JESD51<br>76.2 x 114.3mm, 4-layer(2s2p) PCB<br>No air flow | TBD  | $^{\circ}\text{C} / \text{W}$ |

## 5 Carrier Information

Table 5-1 Reel Carrier Information

| Item               | Color         | Size                   |
|--------------------|---------------|------------------------|
| Reel               | Blue          | 13 inches              |
| Aluminum foil bags | Silvery white | 450mm x 375mm x 0.14mm |
| Inside Box         | White         | 336mm x 336mm x 48mm   |
| Outside Box        | White         | 423mm x 358mm x 365mm  |




Figure 5-1 Tape Dimension Drawing

Table 5-2 Tape Dimension

| Device   | W(mm)   | A0(mm)   | B0(mm)   | K0(mm)                                 | P0(mm)  | P1(mm)   | P2(mm)  | F(mm)   | E(mm)    | D0(mm)                                | D1(mm)                                | T(mm)    |
|----------|---------|----------|----------|--|---------|----------|---------|---------|----------|---------------------------------------|---------------------------------------|----------|
| XR808ST0 | 12±0.30 | 4.30±0.1 | 4.30±0.1 | 1.10 <sup>+0.05</sup> <sub>-0.00</sub> | 4.0±0.1 | 8.00±0.1 | 2.0±0.1 | 5.5±0.1 | 1.75±0.1 | 1.5 <sup>+0.10</sup> <sub>-0.00</sub> | 1.5 <sup>+0.10</sup> <sub>-0.00</sub> | 0.3±0.05 |
| XR808CT0 | 12±0.30 | 4.30±0.1 | 4.30±0.1 | 1.10 <sup>+0.05</sup> <sub>-0.00</sub> | 4.0±0.1 | 8.00±0.1 | 2.0±0.1 | 5.5±0.1 | 1.75±0.1 | 1.5 <sup>+0.10</sup> <sub>-0.00</sub> | 1.5 <sup>+0.10</sup> <sub>-0.00</sub> | 0.3±0.05 |

Table 5-3 Packing Quantity Information

| Type      | Quantity | Part Number |
|-----------|----------|-------------|
| Tape Reel | 3000pcs  | XR808ST0    |
| Tape Reel | 3000pcs  | XR808CT0    |

## 6 Reflow Profile

The reflow profile recommended in this document is a lead-free reflow profile that is suitable for pure lead-free technology of lead-free solder paste.

Figure 6-1 shows the typical reflow profile of XR808 device sample.




Figure 6-1 XR808 Typical Reflow Profile

Reflow profile conditions of XR808 device sample is given in Table 6-1.

Table 6-1 XR808 Reflow Profile Conditions

| QTI typical SMT reflow profile conditions (for reference only) |                                   |                    |
|--|-----------------------------------|--------------------|
|  | Step                              | Reflow condition   |
| Environment  | N2 purge reflow usage (yes/no)    | Yes, N2 purge used |
|  | If yes, O2 ppm level              | O2 < 1500 ppm      |
| A  | Preheat ramp up temperature range | 25 °C-> 150 °C     |
| B  | Preheat ramp up rate              | 1.5~2.5 °C /sec    |
| C  | Soak temperature range            | 150 °C-> 190 °C    |
| D  | Soak time                         | 80~110 sec         |
| E  | Liquidus temperature              | 217 °C             |
| F  | Time above liquidus               | 60-90 sec          |
| G  | Peak temperature                  | 240-250 °C         |
| H  | Cool down temperature rate        | ≤4 °C /sec         |

# 7 Application Circuit

## 1. VCC-BAT 输入3.0V~5.5V 的情况。




Figure 7-1 Reference Design of XR808ST0

## 1. VCC-BAT 输入3.3V 的情况。




Figure 7-2 Reference Design of XR808CT0