# Microprocessors and Digital Systems

Semester 2, 2022

 $Dr\ Mark\ Broadmeadow$ 

Tarang Janawalkar





# Contents

C	onter	$_{ m its}$		1
1	Mic	rocont	roller Fundamentals	4
	1.1	Archite	ecture of a Computer	4
	1.2		processors & Microcontrollers	4
	1.3		v1626 Microcontroller	4
		1.3.1	Flash Memory	4
		1.3.2	SRAM	5
		1.3.3	EEPROM	5
	1.4	AVR. C	Core	5
	1.5		mme Execution	5
	1.6		etions	6
	1.7		eting with memory and peripherals	7
	1.8		ry map	8
	1.9		bly code	8
	1.0	11330111	ny code	O
<b>2</b>	Dig	ital Re	presentations and Operations	8
	2.1		Systems	8
	2.2		entation	9
		2.2.1	Binary Representation	9
		2.2.2	Hexadecimal Representation	9
		2.2.3		10
	2.3			10
	$\frac{2.5}{2.4}$		v v	11
	2.1	2.4.1		11
		2.4.1 $2.4.2$		11
		2.4.2 $2.4.3$		12
	2.5			$\frac{12}{12}$
	2.5	2.5.1		$\frac{12}{12}$
		2.5.1 $2.5.2$		$\frac{12}{12}$
		2.5.2 $2.5.3$		12 13
		2.5.3 $2.5.4$	v	13 13
		2.5.4 $2.5.5$		13
		2.5.6		13 14
	2.6		· · · · · · · · · · · · · · · · · · ·	
	2.0		1	$\frac{14}{14}$
		2.6.1		$\frac{14}{14}$
		2.6.2	8	14
		2.6.3		15
		2.6.4	1	15
		2.6.5		16
		2.6.6		16
		2.6.7		17
	2.7			17
		2.7.1	Addition	17

		2.7.2	Overflows	,
		2.7.3	Subtraction	J
		2.7.4	Multiplication	ļ
		2.7.5	Division	j
3	Mic	rocont	roller Interfacing 20	,
	3.1	Logic :	Levels	,
		3.1.1	Discretisation	,
		3.1.2	Logic Levels	,
		3.1.3	Hysteresis	
	3.2	Electri	ical Quantities	
		3.2.1	Voltage	
		3.2.2	Current	,
		3.2.3	Power	,
		3.2.4	Resistance	,
	3.3	Electri	ical Components	j
		3.3.1	Resistors	,
		3.3.2	Switches	,
		3.3.3	Diodes	
		3.3.4	Integrated Circuit	
	3.4	Digita	l Outputs	,
		3.4.1	Push-Pull Outputs	,
		3.4.2	High-Impedance Outputs	,
		3.4.3	Pull-up and Pull-down Resistors	,
		3.4.4	Open-Drain Outputs	,
	3.5	Micro	controller Pins	,
		3.5.1	Configuring an Output in Assembly	
		3.5.2	Configuring an Input in Assembly	į
		3.5.3	Peripheral Multiplexing	
	3.6		acing to Simple IO	
	0.0	3.6.1	Driving LEDs	
		3.6.2	Interfacing to LEDs	
		3.6.3	Switches as Digital Inputs	
		3.6.4	Interfacing to Switches	
		3.6.5	Interfacing to Integrated Circuits	
		0.0.0	involutioning to invogration circuits	
4	Ass	embly	Programming 32	
	4.1	Regist	ers	į
	4.2		Control	į
	4.3	Labels	33	,
	4.4	Absolu	ite and Relative Addresses	,
	4.5		hing	
		4.5.1	Branch Instructions	
		4.5.2	Compare Instructions	
		4.5.3	Skip Instructions	
	4.6		36	j

4.7	Delays	37
4.8	Memory and IO	39
	4.8.1 Load/Store Indirect	40
	4.8.2 Load/Store Indirect with Displacement	42
4.9	Stack	42
4.10	Procedures	43
	4.10.1 Saving Context	43
	4.10.2 Parameters and Return Values	43

## 1 Microcontroller Fundamentals

## 1.1 Architecture of a Computer

**Definition 1.1** (Computer). A computer is a digital electronic machine that can be programmed to carry out sequences of arithmetic or logical operations (computation) automatically.

**Definition 1.2** (Control unit). The control unit interprets the instructions and decides what actions to take.

**Definition 1.3** (Arithmetic logic unit). The arithmetic logic unit (ALU) performs computations required by the control unit.

## 1.2 Microprocessors & Microcontrollers

While a microcontroller puts the CPU and all peripherals onto the same chip, a microprocessor houses a more powerful CPU on a single chip that connects to external peripherals. The peripherals include memory, I/O, and control units.

The QUTy uses a microcontroller called ATtiny1626, that are within a family of microcontrollers called AVRs.

## 1.3 ATtiny1626 Microcontroller

The ATtiny1626 microcontroller has the following features:

- CPU: AVR Core (AVRxt variant)
- Memory:
  - Flash memory (16KB) used to store program instructions in memory
  - SRAM (2KB) used to store data in memory
  - EEPROM (256B)
- Peripherals: Implemented in hardware (part of the chip) in order to offload complexity

#### 1.3.1 Flash Memory

- Non-volatile memory is not lost when power is removed
- Inexpensive
- Slower than SRAM
- Can only erase in large chunks
- Typically used to store programme data
- Generally read-only. Programmed via an external tool, which is loaded once and remains static during the lifetime of the program
- · Writing is slow

#### 1.3.2 SRAM

- Volatile memory is lost when power is removed
- Expensive
- Faster than flash memory and is used to store variables and temporary data
- Can access individual bytes (large chunk erases are not required)

#### 1.3.3 **EEPROM**

- Older technology
- Expensive
- Non-volatile
- Can erase individual bytes

#### 1.4 AVR Core

**Definition 1.4** (Computer programme). A computer programme is a sequence or set of instructions in a programming language for a computer to execute.

The main function of the AVR Core Central Processing Unit (CPU) is to ensure correct program execution. The CPU must, therefore, be able to access memory, perform calculations, control peripherals, and handle interrupts. Some key characteristics of the AVR Core are:

- 8-bit Reduced Instruction Set Computer (RISC)
- 32 working registers (R0 to R31)
- Program Counter (PC) location in memory where the program is stored
- Status Register (SREG) stores key information from calculations performed by the ALU (i.e., whether a result is negative)
- Stack Pointer temporary data that doesn't fit into the registers
- 8-bit core all data, registers, and operations, operate within 8-bits


## 1.5 Programme Execution

At the time of reset, PC = 0. The following steps are then performed:

- 1. Fetch instruction (from memory)
- 2. Decode instruction (decode binary instruction)
- 3. Execute instruction:
  - Execute an operation

- Store data in data memory, the ALU, a register, or update the stack pointer
- 4. Store result
- 5. Update PC (move to next instruction or if instruction is longer than 1 word, increment twice. The program can also move to another point in the program that has an address k, through jumps.)

This is illustrated in the following figure:



## 1.6 Instructions

- The CPU understands and can execute a limited set of instructions  ${\sim}88$  unique instructions for the ATtiny1626
- Instructions are encoded in programme memory as opcodes. Most instructions are two bytes long, but some instructions are four bytes long

- The AVR Instruction Set Manual describes all of the available instructions, and how they are translated into opcodes
- Instructions fall loosely into five categories:
  - Arithmetic and logic ALU
  - Change of flow jumping to different sections of the code or making decisions
  - Data transfer moving data in/out of registers, into the data space, or into RAM
  - Bit and bit-test looking at data in registers (which bits are set or not set)
  - Control changing what the CPU is doing

## 1.7 Interacting with memory and peripherals

- The CPU interacts with both memory and peripherals via the data space
- From the perspective of the CPU, the data space is single large array of locations that can be read from, or written to, using an address
- We control peripherals by reading from, and writing to, their registers
- Each peripheral register is assigned a unique address in the data space
- When a peripheral is accessed in this manner we refer to it as being memory mapped, as we
  access them as if they were normal memory
- Different devices, peripherals and memory can be included in a memory map (and sometimes a device can be accessed at multiple different addresses)

## 1.8 Memory map




Figure 1: ATtiny1626 memory map.

## 1.9 Assembly code

- The opcodes placed into programme memory are called machine code (i.e., code the machine operates on directly)
- We don't write machine code directly as it is:
  - Not human readable
  - Prone to errors (swapping a single bit can completely change the operation)
- Instead we can write instructions directly in assembly code
- We use instruction mnemonics to specify each instruction: ldi, add, sts, jmp, ...
- An assembler takes assembly code and translates it into opcodes that can be loaded into programme memory

## 2 Digital Representations and Operations

## 2.1 Digital Systems

A  $bit^1$  is the most basic unit of information in a digital system. A bit encodes a logical state with one of two possible values (i.e., binary). These states are often referred to as:

<sup>&</sup>lt;sup>1</sup>The term *bit* comes from **b**inary dig**it**.

- true, false
- high, low (voltage states)
- on, off (logical states)
- set, reset
- 1, 0

A sequence of *eight* bits is known as a **byte**, and it is the most common representation of data in digital systems. A sequence of *four* bits is known as a **nibble**.

A sequence of n bits can represent up to  $2^n$  states.

## 2.2 Representation

## 2.2.1 Binary Representation

The **binary system** is a base-2 system that uses a sequence of bits to represent a number. Bits are written left-to-right from **most significant** to **least significant** bit.

The first bit is the "most significant" bit because it is associated with the highest value in the sequence (coefficient of the highest power of two).

- The least significant bit (LSB) is at bit index 0.
- The most significant bit (MSB) is at bit index n-1 in an n-bit sequence.

$0000_2 = 0$	$0100_2 = 4$	$1000_2 = 8$	$1100_2 = 12$
$0001_2 = 1$	$0101_2 = 5$	$1001_2 = 9$	$1101_2 = 13$
$0010_2 = 2$	$0110_2 = 6$	$1010_2 = 10$	$1110_2 = 14$
$0011_2 = 3$	$0111_2 = 7$	$1011_2 = 11$	$1111_2 = 15$

The subscript 2 indicates that the number is represented using a base-2 system.

## 2.2.2 Hexadecimal Representation

The **hexadecimal system** (hex) is a base-16 system. As we need 16 digits in this system, we use the letters A to F to represent digits 10 to 15.

Hex is a convenient notation when working with digital systems as each hex digit maps to a nibble.

$0_{16} = 0000_2$	$4_{16} = 0100_2$	$8_{16} = 1000_2$	$C_{16} = 1100_2$
$1_{16} = 0001_2$	$5_{16} = 0101_2$	$9_{16} = 1001_2$	$D_{16} = 1101_2$
$2_{16} = 0010_2$	$6_{16} = 0110_2$	$A_{16} = 1010_2$	$E_{16} = 1110_2$
$3_{16} = 0011_2$	$7_{16} = 0111_2$	$B_{16} = 1011_2$	$F_{16} = 1111_2$

#### 2.2.3 Numeric Literals

When a fixed value is declared directly in a program, it is referred to as a **literal**. Generally, numeric literals can be expressed as either binary, decimal, or hexadecimal, so we use prefixes to denote various bases. Typically,

- Binary notation requires the prefix 0b
- Decimal notation does not require prefixes
- Hexadecimal notation requires the prefix 0x

For example, 0x80 = 0b10000000 = 128.

## 2.3 Unsigned Integers

The **unsigned integers** represent the set of counting (natural) numbers, starting at 0. In the **decimal system** (base-10), the unsigned integers are encoded using a sequence of decimal digits (0-9).

The decimal system is a **positional numeral system**, where the contribution of each digit is determined by its position. For example,

$$278_{10} = 2 \times 10^{2}$$
  $+ 7 \times 10^{1}$   $+ 8 \times 10^{0}$   
=  $2 \times 100$   $+ 7 \times 10$   $+ 8 \times 1$   
=  $200$   $+ 70$   $+ 8$ 

In the **binary system** (base-2) the unsigned integers are encoded using a sequence of binary digits (0-1) in the same manner. For example,

The range of values an n-bit binary number can hold when encoding an unsigned integer is 0 to  $2^n - 1$ .

No. of Bits	Range
8	0-255
16	0 – 65535
32	04294967295
64	0 - 18446744073709551615

Table 1: Range of available values in binary representations.

## 2.4 Signed Integers

Signed integers are used to represent integers that can be positive or negative. The following representations allow us to encode negative integers using a sequence of binary bits:

- Sign-magnitude
- One's complement
- Two's complement (most common)

#### 2.4.1 Sign-Magnitude

In sign-magnitude representation, the most significant bit encodes the sign of the integer. In an 8-bit sequence, the remaining 7-bits are used to encode the value of the bit.

- If the sign bit is 0, the remaining bits represent a positive value,
- If the sign bit is 1, the remaining bits represent a negative value.

As the sign bit consumes one bit from the sequence, the range of values that can be represented by an n-bit sign-magnitude encoded bit sequence is:

$$-(2^{n-1}-1)$$
 to  $2^{n-1}-1$ 

For 8-bit sequences, this range is: -127 to 127.

However, there are some issues with this representation.

- 1. There are two ways to represent zero: 0b10000000 = 0, or 0b00000000 = -0.
- 2. Arithmetic and comparison requires inspecting the sign bit
- 3. The range is reduced by 1 (due to the redundant zero representation)

## 2.4.2 One's Complement

In one's complement representation, a negative number is represented by inverting the bits of a positive number (i.e.,  $0 \to 1$  and  $1 \to 0$ ).

The range of values are still the same:

$$-(2^{n-1}-1)$$
 to  $2^{n-1}-1$ 

however, this representation tackles the second problem in the previous representation as addition is performed via standard binary addition with end-around carry (carry bit is added onto result).

$$a - b = a + (\sim b) + C.$$

### 2.4.3 Two's Complement

In two's complement representation, the most significant bit encodes a negative weighting of  $-2^{n-1}$ . For example, in 8-bit sequences, index-7 represents a value of -128.

The two's complement is calculated by adding 1 to the one's complement.

The range of values are:

$$-2^{n-1}$$
 to  $2^{n-1}-1$ 

This representation is more efficient than the previous because 0 has a single representation and subtraction is performed by adding the two's complement of the subtrahend.

$$a - b = a + (\sim b + 1)$$
.

## 2.5 Logical Operators

#### 2.5.1 Boolean Functions

A Boolean function is a function whose arguments and results assume values from a two-element set, (usually {0, 1} or {false, true}).

These functions are also referred to as *logical functions* when they operate on bits. The most common logical functions available to microprocessors and most programming languages are:

• Negation: NOT

• Conjunction: AND

• Disjunction: OR

• Exclusive disjunction: XOR

By convention, we map a bit value of 0 to false, and a bit value of 1 to true.

#### 2.5.2 Negation

NOT is a unary operator that is used to **invert** a bit. It is typically expressed as:

- $\bullet$  NOT a
- ~a
- ā

Truth table:

a	$\mathtt{NOT}\ a$
0	1
1	0

## 2.5.3 Conjunction

AND is a binary operator whose output is true if both inputs are true. It is typically expressed as:

- ullet a AND b
- a & b
- $a \cdot b$
- $a \wedge b$

Truth table:

$\overline{a}$	b	$a \ \mathtt{AND} \ b$
0	0	0
0	1	0
1	0	0
1	1	1

## 2.5.4 Disjunction

OR is a binary operator whose output is true if either input is true. It is typically expressed as:

- $\bullet \quad a \, \, {\tt OR} \, \, b$
- a | b
- *a* + *b*
- a ∨ b

Truth table:

a	b	$a \ \mathtt{OR} \ b$
0	0	0
0	1	0
1	0	1
1	1	1

## 2.5.5 Exclusive Disjunction

XOR (Exclusive OR) is a binary operator whose output is true if **only one** input is **true**. It is typically expressed as:

- $a \times OR b$
- a ^ b
- a ⊕ b

Truth table:

$\overline{a}$	b	$a \; \mathtt{XOR} \; b$
0	0	0
0	1	1
1	0	1
1	1	0

#### 2.5.6 Bitwise Operations

When applying logical operators to a sequence of bits, the operation is performed in a bitwise manner. The result of each operation is stored in the corresponding bit index also.

## 2.6 Bit Manipulation

Often we need to modify individual bits within a byte, **without** modifying other bits. This is accomplished by performing a bitwise operation on the byte using a **bit mask** or **bit field**. These operations can:

- Set specific bits (change value to 1)
- Clear specific bits (change value to 0)
- Toggle specific bits (change values from  $0 \to 1$ , or  $1 \to 0$ )

## 2.6.1 Setting Bits

To **set** a bit, we take the bitwise OR of the byte, with a bit mask that has a **1** in each position where the bit should be set.




Figure 2: Setting bits using the logical or.

## 2.6.2 Clearing Bits

To **clear** a bit, we take the bitwise AND of the byte, with a bit mask that has a **0** in each position where the bit should be cleared.




Figure 3: Clearing bits using the logical and.

## 2.6.3 Toggling Bits

To **toggle** a bit, we take the bitwise XOR of the byte, with a bit mask that has a 1 in each position where the bit should be toggled.




Figure 4: Toggling bits using the logical exclusive or.

Other bitwise operations act on the entire byte.

- One's complement (bitwise NOT)
- Two's complement (bitwise NOT + 1)
- Shifts
  - Logical
  - Arithmetic (for signed integers)
- Rotations

## 2.6.4 One's Complement

The one's complement of a byte inverts every bit in the operand. This is done by taking the bitwise NOT of the byte.

Similarly, we can subtract the byte from 0xFF to get the one's complement.

## 2.6.5 Two's Complement

The two's complement of a byte is the one's complement of the byte plus one. Therefore, we can apply take the bitwise NOT of the byte, and then add one to it.

#### 2.6.6 Shifts

Shifts are used to move bits within a byte. In many programming languages this is represented by two greater than >> or two less than << characters.

$$a \gg s$$

shifts the bits in a by s places to the right while adding 0's to the MSB.




Figure 5: Right shift using 1sr in AVR Assembly.

## Similarly

$$a \ll s$$

shifts the bits in a by s places to the left while adding 0's to the LSB.




Figure 6: Left shift using 1s1 in AVR Assembly.

When using signed integers, the arithmetic shift is used to preserve the value of the sign bit when shifting.




Figure 7: Arithmetic right shift using asr in AVR Assembly.

Left shifts are used to multiply numbers by 2, whereas right shifts are used to divide numbers by 2 (with truncation).

#### 2.6.7 Rotations

Rotatations are used to shift bits with a carry from the previous instruction.




Figure 8: Rotate left using rol in AVR Assembly.




Figure 9: Rotate right using ror in AVR Assembly.

Here the blue bit is carried from the previous instruction, and the carry bit is updated to the value of the bit that was shifted out. Rotations are used to perform multi-byte shifts and arithmetic operations.

## 2.7 Arithmetic Operations

## 2.7.1 Addition

Addition is performed using the same process as decimal addition except we only use two digits, 0 and 1.

```
1. 0b0 + 0b0 = 0b0
2. 0b0 + 0b1 = 0b1
3. 0b1 + 0b1 = 0b10
```

When adding two 1's, we carry the result into the next bit position as we would with a 10 in decimal addition. In AVR Assembly, we can use the add instruction to add two bytes. The following example adds two bytes.

```
; Accumulator
ldi r16, 0

; First number
ldi r17, 29
add r16, 17; R16 <- R16 + R17 = 0 + 29 = 29
```

```
s ; Second number

9 ldi r17, 118

10 add r16, 17 ; R16 <- R16 + R17 = 29 + 118 = 147
```

Below is a graphical illustration of the above code.

R16:	0	0	0	1	1	1	0	1
add								
R17:	0	1	1	1	0	1	1	0
R16:	1	0	0	1	0	0	1	1

Figure 10: Overflow addition using add in AVR Assembly.

#### 2.7.2 Overflows

When the sum of two 8-bit numbers is greater than 8-bit (255), an **overflow** occurs. Here we must utilise a second register to store the high byte so that the result is represented as a 16-bit number. To avoid loss of information, a **carry bit** is used to indicate when an overflow has occurred. This carry bit can be added to the high byte in the event that an overflow occurs. This is because the carry bit is 0 when the sum is less than 256, and 1 when the sum is greater than 255.

The following example shows how to use the adc instruction to carry the carry bit when an overflow occurs.

```
; Low byte
   ldi r30, 0
   ; High byte
   ldi r31, 0
   ; Empty byte for adding carry bit
   ldi r29, 0
   ; First number
   ldi r16, 0b11111111
10
   ; Add to low byte
11
   add r30, r16; R30 <- R30 + R16 = 0 + 255 = 255, C <- 0
12
   ; Add to high byte
13
   adc r31, r29; R31 \leftarrow R31 + R29 + C = 0 + 0 + 0 = 0
14
   ; Second number
16
   ldi r16, 0b00000001
   ; Add to low byte
18
   add r30, r16; R30 <- R30 + R16 = 255 + 1 = 0, C <- 1
```

```
20 ; Add to high byte
21 adc r31, r29 ; R31 <- R31 + R29 + C = 0 + 0 + 1 = 1
```

Therefore the final result is: R31:R30 = 0b00000001:0b00000001 = 256. Below is a graphical representation of the above code.




Figure 11: Overflow addition using adc in AVR Assembly.

## 2.7.3 Subtraction

Subtraction is performed using the same process as binary addition, with the subtrahend in two's complement form. In the case of overflows, the carry bit is discarded.

## 2.7.4 Multiplication

Multiplication is understood as the sum of a set of partial products, similar to the process used in decimal multiplication. Here each digit of the multiplier is multiplied to the multiplicand and each partial product is added to the result.

Given an m-bit and an n-bit number, the product is at most (m+n)-bits wide.

$$\begin{array}{llll} 13\times43 = 00001101_2\times00101011_2\\ &=&00001101_2\times&1_2\\ &+&00001101_2\times&100_2\\ &+&00001101_2\times&10000_2\\ &+&00001101_2\times&100000_2\\ &=&00001101_2\\ &+&01010100_2\\ &+&110100000_2\\ &=&1000101111 \end{array}$$

Using AVR assembly, we can use the mul instruction to perform multiplication.

```
; First number

2  ldi r16, 13

3  ; Second number

4  ldi r17, 43

5  

6  ; Multiply

7  mul r16, r17 ; R1:R0 <- Ob00000010:0b00101111 = 2:47
```

The result is stored in the register pair R1:R0.

#### 2.7.5 Division

Division, square roots and many other functions are very expensive to implement in hardware, and thus are typically not found in conventional ALUs, but rather implemented in software.

However, there are other techniques that can be used to implement division in hardware. By representing the divisor in reciprocal form, we can try to represent the number as the sum of powers of 2.

For example, the divisor 6.4 can be represented as:

$$\frac{1}{6.4} = \frac{10}{64} = 10 \times 2^{-6}$$

so that dividing an integer n by 6.4 is approximately equivalent to:

$$\frac{n}{6.4}\approx (n\times 10)\gg 6$$

When the divisor is not exactly representable as a power of 2 we can use fractional exponents to represent the divisor, however this requires a floating point system implementation which is not provided on the AVR.

## 3 Microcontroller Interfacing

## 3.1 Logic Levels

## 3.1.1 Discretisation

The process of discretisation translates a continuous signal into a discrete signal (bits). As an example, we can translate **voltage levels** on microcontroller pins into digital **logic levels**.

## 3.1.2 Logic Levels

For digital input/output (IO), conventionally:

- The voltage level of the positive power supply represents a logical 1, or the high state, and
- 0V (ground) represents a logical 0, or the low state.

The QUTy is supplied 3.3 V so that when a digital output is high, the voltage present on the corresponding pin will be around 3.3 V. Because voltage is a continuous quantity, we must discretise the full range of voltages into logical levels using **thresholds**.

- A voltage above the input high threshold  $t_H$  is considered high.
- A voltage below the input low threshold  $t_L$  is considered low.

The interpretation of a voltage between these states is determined by hysteresis.

#### 3.1.3 Hysteresis

Hysteresis refers to the property of a system whose state is **dependent** on its **history**. In electronic circuits, this avoids ambiguity in determining the state of an input as it switches between voltage levels.




Figure 12: Example of hysteresis.

Given a transition:

- If an input is currently in the **low state**, it has not transitioned to the **high state** until the voltage crosses the **high input voltage** threshold.
- If an input is currently in the **high state**, it has not transitioned to the **low state** until the voltage crosses the **low input voltage** threshold.

It is therefore always preferrable to drive a digital input to an unambiguous voltage level.

## 3.2 Electrical Quantities

## 3.2.1 Voltage

**Voltage** v measures the electrical *potential difference* between two points in a circuit, measured in **Volts** (V).

- Voltage is measured across a circuit element, or between two points in a circuit, most commonly with respect to a 0 V reference (ground).
- It represents the **potential** of the electrical system to do **work**.

#### 3.2.2 Current

Current i measures the rate of flow of electrical charge through a circuit, measured in Amperes (A).

• Current is measured through a circuit element.

#### 3.2.3 Power

**Power** p is the rate of energy transferred per unit time, measured in Watts (W). Power can be determined through the equation


$$p = vi$$
.


#### 3.2.4 Resistance

Resistance R is a property of a material to resist the flow of current, measured in Ohms ( $\Omega$ ). Ohm's law states that the voltage across a component is proportional to the current that flows through it:

$$v = iR$$
.

Note that not all circuit elements are resistive (or Ohmic), such that they do not follow Ohm's law, this can be seen in diodes.





(a) VI curve for Ohmic components.

(b) VI curve for diodes.

Figure 13: Voltage-current characteristic curves for various components.

Although the wires used to connect a circuit are resistive, we usually assume that they are ideal, that is, they have zero resistance.

## 3.3 Electrical Components

#### 3.3.1 Resistors

A **resistor** is a circuit element that is designed to have a specific resistance R.




Figure 14: Resistor circuit symbol.

#### 3.3.2 Switches

A **switch** is used to connect and disconnect different elements in a circuit. It can be **open** or **closed**.

- In the open state, the switch will not conduct<sup>2</sup> current
- In the closed state, the switch will conduct current

Switches can take a variety of forms:

- Poles the number of circuits the switch can control.
- Throw the number of output connections each pole can connect its input to.
- Momentary or toggle action
- Different form factors, e.g., push button, slide, toggle, etc.

Switches are typically for user input.



- (a) Single pole single throw switch.
- (b) Single pole double throw switch.



- (c) Double pole single throw switch.
- (d) Double pole double throw switch.

Figure 15: Various types of switches.

 $<sup>^{2}</sup>$ Conductance is a measure of the ability for electric charge to flow in a certain path.

#### 3.3.3 Diodes

A **diode** is a semiconductor device that conducts current in only one direction: from the **anode** to the **cathode**.




Figure 16: Diode symbol.

Diodes are a non-Ohmic device:

- When **forward biased**, a diode **does** conduct current, and the anode-cathode voltage is equal to the diodes **forward voltage**.
- When **reverse biased**, a diode **does not** conduct current, and the cathode-anode voltage is equal to the **applied voltage**.




Figure 17: Diodes in forward and reverse bias.

A diode is only forward biased when the applied a node-cathode voltage exceeds the forward voltage  $v_f$ . A typical forward voltage  $v_f$  for a silicon diode is in the range 0.6 V to 0.7 V, whereas for Light Emitting Diodes (LEDs),  $v_f$  ranges between 2 V to 3 V.

## 3.3.4 Integrated Circuit

An **integrated circuit** (IC) is a set of electronic circuits (typically) implemented on a single piece of semiconductor material, usually silicon. ICs comprise of hundreds to many thousands of transistors, resistors and capacitors; all implemented on silicon. ICs are **packaged**, and connections to the internal circuitry are exposed via **pins**.

In general, the specific implementation of the IC is not important, but rather the **function of the device** and how it **interfaces** with the rest of the circuit. Hence ICs can be treated as a functional **black box**.

For digital ICs:

- Input pins are typically high-impedance, and they appear as an open circuit.
- Output pins are typically low-impedance, and will actively drive the voltage on a pin and any connected circuitry to a high or low state. They can also drive connected loads.

## 3.4 Digital Outputs

Digital output interfaces are designed to be able to drive connected circuitry to one of states, high, or low, however, the appropriate technique is **context specific**. When referring to digital outputs, we will refer to the states of a net. A **net** is defined as the common point of connection of multiple circuit components.

In this section we will consider:

- What kind of load the output drives?
- Could more than one device be attempting to actively drive the net to a specific logic level?

## 3.4.1 Push-Pull Outputs

A push-pull digital output is the most common form of output used in digital outputs. The **output** driver A drives the **output** state Y to:

- **HIGH** by connecting the output net to the supply voltage +V.
- LOW by connecting the output net to the ground voltage GND (0 V).




Figure 18: Push-pull output.

Hence the output state Y is determined by the logic level of the output driver A.

$$\begin{array}{c|c} A & Y \\ \hline LOW & LOW \\ HIGH & HIGH \\ \end{array}$$

Y = A.

Table 2: Truth table for a push-pull digital output.

The push-pull output Y can both source and sink current from the connected net.

#### 3.4.2 High-Impedance Outputs

In many instances, a digital output is required to be placed in a high-impedance (HiZ) state. This is accomplished by using an **output enable** (OE) signal.




Figure 19: High-impedance output.

- When the OE signal is **HIGH**, the output state Y is determined by the output driver A.
- When the OE signal is **LOW**, the output state Y is in a **high-impedance** state.

$\overline{A}$	OE	Y
LOW	LOW	HiZ
HIGH	LOW	$\mathrm{HiZ}$
LOW	HIGH	LOW
HIGH	HIGH	HIGH

Table 3: Truth table for a push-pull digital output.

When the output is in **HiZ state**:

- The output is an effective **open circuit**, meaning it has **no effect** on the rest of the circuit.
- The voltage on the output net is determined by the **other circuitry** connected to the net.

HiZ outputs are typically used when multiple need to signal over the same wire(s).

## 3.4.3 Pull-up and Pull-down Resistors

When **no devices** are actively driving a net (e.g., all connected outputs are in the HiZ state), the state of the net is not well-defined. Hence we can use a **pull-up** or **pull-down** resistor to ensure that the state of the pin is always **well-defined**.




Figure 20: Pull-up resistor.

Figure 21: Pull-down resistor.

- When **no circuitry** is actively driving the net, the resistor will passively pull the voltage to either the voltage supply, or ground.
- When **another device** actively drives the net, the active device defines the voltage of the net. Hence the current from the resistor is simply sourced or sunk by the **active device**.

The resistors used as pull-up and pull-down resistors are typically in the  $k\Omega$  range.

## 3.4.4 Open-Drain Outputs

Multiple push-pull outputs should never be connected to the same net as when one output is driven HIGH and another is driven LOW, an effective short circuit is created and one or more devices may be damaged. While push-pull outputs with an output enable may be used, the timing must be carefully managed.

Hence a more robust solution is to use open-drain outputs.




Figure 22: Open-drain output.

An open-drain output is either:

- In the **high-impedance** state, where the pull-up resistor is used to pull the net to the **high** state when the net is **not driven low**.
- Connected to ground, when the net is driven low.

#### 3.5 Microcontroller Pins

Microcontrollers are interfaced via their exposed pins. These pins are the only means to access inputs and outputs, and they are used to interface with other electronic circuits in order to achieve a required functionality. Pins can be used for:

- General purpose input and output (GPIO) pin represents a digital state
- Peripheral functions
- Other functions (power supply, reset input, clock input, etc.)

Pins are typically organised into groups of related IO banks, referred to as **ports** on the AVR microcontroller.

These ports and pins are assigned an alphanumeric identifier, (e.g., PB7 for pin 7 on port B).




Figure 23: ATtiny1626 PORT block diagram.

To summarise this diagram:

- The data direction register (DIR) controls the push-pull output enable.
- The output driver register (OUT) drives the output state.
- The input register (IN) reads the output state.
- The internal pull-up register enabled through software.
- The physical voltage on the pin can be routed to an analogue to digital converter (ADC)
- Other peripheral functions can override port pin configurations and the output state.

## 3.5.1 Configuring an Output in Assembly

- 1. Place the port pin in a **safe initial state** by writing to the OUT register (HIGH or LOW depending on the context).
- 2. Configure the port pin as an output by **setting** the corresponding bits in the DIR register.
- 3. Set the desired pin state by writing to the OUT register.

```
Load macros for easy access to port data space addresses.
   #include <avr/io.h>
2
   ; Bitmask for pin 5
4
   ldi r16, PIN5_bm
   ; Set initial safe state
   sts PORTB OUTCLR, r16 ; LOW if active HIGH
   sts PORTB_OUTSET, r16 ; HIGH if active LOW
10
   ; Enable output
11
   sts PORTB_DIRSET, r16 ; Enable output on PB5
12
13
   ; Set output state to desired value
14
   sts PORTB OUTSET, r16; Set state of PB5 to HIGH
15
```

## 3.5.2 Configuring an Input in Assembly

- 1. If required, enable the internal pull-up resistor by **setting** the PULLUPEN bit in the corresponding PINnCTRL register.
- 2. Read the IN register to get the current state of the pin.
- 3. Isolate the relevant pin using the AND operator.

```
; Load macros for easy access to port data space addresses.

#include <avr/io.h>

#include <avr/>io.h>

#include <avr/io.h>

#include <avr/>io.h>

#include <avr/io.h>

#include <avr/>io.h

#include <avr/io.h>

#include <avr/>io.h

#include <avr/>io.h

#include <avr/io.h

#include <avr/>io.h

#include <avr/io.h

#include <avr/>io.h

#incl
```

```
14
15 ; Isolate desired pin
16 andi r17, r16
```

## 3.5.3 Peripheral Multiplexing

Pins can be used to connect internal peripheral functions to external devices. As microcontrollers have more peripheral functions than available pins, peripheral functions are typically multiplexed onto pins.

**Definition 3.1** (Multiplexing). Multiplexing is a method by which **multiple peripheral functions** are mapped to the **same pin**. In this scenario, only one function can be enabled at a time, and the pin cannot be used for GPIO.

- Peripheral functions can be mapped to different **sets of pins** to provide flexibility and to avoid clashes when multiple peripherals are used in an application.
- When enabled, peripheral functions override standard port functions.
- The **Port Multiplexer** (PORTMUX) is used to select which **pin set** should be used by a peripheral.
- Certain peripherals can have their inputs/outputs mapped to different sets of pins through the PORTMUX.

Note that we cannot re-map a single peripheral function to another pin, but must consider the entire set.

## 3.6 Interfacing to Simple IO

#### 3.6.1 Driving LEDs

The **brightness** of an LED is proportional to the **current** passing through it. As LEDs are non-Ohmic, we cannot drive them directly with a voltage as this would result in an uncontrolled flow of current that may damage the LED or driver.

Instead, LEDs are paired with a **series resistor** to limit the flow of current. The appropriate current is dependent on the specific LED that is used and the capability of the driver device (microcontroller). A typical indictor LED requires a current of  $1\,\mathrm{m}\,\mathrm{A}$  to  $2\,\mathrm{m}\,\mathrm{A}$ .

#### 3.6.2 Interfacing to LEDs

An LED can be driven in two different configurations from a microcontroller pin:

- active high; in which case the LED is lit when the pin is HIGH.
- active low; in which case the LED is lit when the pin is LOW.

Both of these configurations have their benefits, and the best configuration depends entirely on the context.



Figure 24: LED in an active high configuration. Figure 25: LED in an active low configuration.

On the QUTy, the LED display is driven in the **active low** configuration. This has a number of advantages:

- If the internal pull-up resistors are mistakenly enabled, no current will flow into the LEDs.
- The microcontroller pins can sink higher currents than they can source, allowing us to drive the display to a higher brightness.
- The display used on the QUTy has a common anode configuration, hence we must use an active low configuration to drive the display segments independently.

An LED is an example of a simple **digital output**, as we can map **logical states** to **LED states** (lit or unlit) for a digital output.

## 3.6.3 Switches as Digital Inputs

The state of a switch can be used to **set** the state of a pin. As the switch has two states (open or closed), these can be mapped directly to **logical states**.

This can be done by connecting the switch between the pin and voltage source representing one of the logic levels (ground or a positive supply).



Figure 26: Switch in an active high configuration.

Figure 27: Switch in an active low configuration.

- When the switch is open, the pull-up/pull-down resistor is used to define the state of the switch.
- When the switch is closed, the state of the pin is defined by the voltage connected to via the switch.

## 3.6.4 Interfacing to Switches

As with LEDs, we can interface switches to microcontroller pins in two different configurations:

- active high; in which case the pin is HIGH when the switch is closed.
- active low; in which case the pin is LOW when the switch is closed.

An **active low** configuration is usually preferred as:

- it allows for the utilisation of an internal pull-up resistor that is commonly implemented in microcontrollers.
- It eliminates the risk of unsafe voltages being applied to the pin from the power supply in an active high configuration.
- It is easier to access a ground reference on a circuit board.

### 3.6.5 Interfacing to Integrated Circuits

For digital ICs,

- Inputs are typically high impedance
- Outputs are typically push-pull

This generally means that we can interface an IC by connecting its pins directly to the pins of a microcontroller.

- For IC inputs, the microcontroller pin is configured as an output, and the microcontroller sets the logic level of the net.
- For IC outputs, the microcontroller pin is configured as an input, and the IC sets the logic level of the net.

As microcontroller pins are typically configured as **inputs on reset**, a pull-up/pull-down resistor may be required if it is important for an IC input to have a **known state** prior to the configuration of the relevant microcontroller pins as outputs.

## 4 Assembly Programming

**Definition 4.1** (Word). A word refers to a value that is two bytes in size (16-bit).

## 4.1 Registers

A register refers to a memory location that is 1 byte in size (8-bit). The ATtiny1626 has 32 registers of which r16 to r31 can be loaded with an immediate value (0 to 255) using ldi.

```
ldi r16, 17
ldi r19, 0b10101010
ldi r31, 0xFF
```

Values are commonly loaded into registers as many other operations can be performed on them.

#### 4.2 Flow Control

Instructions on the AVR Core increment the PC by 1 or 2 (depending on whether the OPCODE is 1 or 2 words) when they are executed so that any successive instructions are executed after the first. To divert execution to a different location, we can utilise **change of flow** instructions. The AVR Core has many change of flow instructions, that each have a different effect on the execution of the program.

The jmp (jump) instruction is used the simplest to jump to a different location in the program. This instruction is capable of jumping to an address withtin the entire 4M (words) program memory, however, this is highly excessive for the ATtiny1626.

## 4.3 Labels

Most change of flow instructions take an **address** in program memory as a parameter. Hence to make this process easier, we can use labels to refer to locations in program memory (and also RAM).

```
entry:
ldi r16, 0
jmp new_location; Jump to the label new_location.
ldi r16, 1; This instruction is skipped

Label
new_location:
push r16
```

When a label appears in source code, the assembler replaces references to it with the address of the directive/instruction immediately following that label. Labels work for both **absolute** and **relative** addresses and the assembler will automatically adjust the address to the correct type. Additionally, labels can also be used as parameters to other immediate instructions if we store the high and low bytes in registers and wish to reference the location in an indirect jumping instruction.

## 4.4 Absolute and Relative Addresses

jmp is a 32-bit instruction, which uses 22 bits to specify an address between 0x000000 and 0x3FFFFF, or  $2^{23} - 1$  bits of memory (8 MB). As mentioned earlier, this is much larger than what the 16-bit PC can address on the ATtiny1626 (64 KB).

As we will only need to jump within 64 KB of memory, it is inefficient to use the jmp instruction as it requires 3 CPU cycles to execute. Therefore, many AVR change of flow instructions take a value that is **added** onto the current PC to calculate the destination address, allowing them to fit within 16 bits.

The rjmp (relative jump) instruction works in the same manner as the absolute jump instruction. It only requires 2 CPU cycles and because the assembler calculates the relative address locations, we do not need to determine the relative distances.

Note the assembler throw an error if the address is not within the range of the PC.

## 4.5 Branching

A branching instruction jumps to a different location in response to something that occurs, i.e., user input, internal state, or other external factors. Many change of flow instructions are conditional, and will alter the PC differently based on register value(s) or flags. In AVR there are two main categories of branching instructions:

- Branch instructions
- Skip instructions

#### 4.5.1 Branch Instructions

Branch instructions use the following logic:

- 1. Check if the specified flag in SREG is cleared/set
- 2. If true, jump to the specified address (PC  $\leftarrow$  PC + k + 1)
- 3. Otherwise, proceed to the next instruction as normal  $(PC \leftarrow PC + 1)$

Although there are 20 branch instructions listed in the instruction set summary, the following two form the basis of all branching instructions:

- brbc (branch if bit in SREG is cleared)
- brbs (branch if bit in SREG is set)

All other branching instructions are specific cases of the above instructions, that are provided to make programming in Assembly easier. As these instructions check the bits in the SREG, they are usually preceded by an ALU operation such as cp or cpi to trigger the required flags.

As only 7 bits are allocated to the destination in the OPCODE, branch instructions jump shorter distances than relative jumps.

#### 4.5.2 Compare Instructions

Both the cp and cpi instructions are used to compare the values in one or two registers. The ALU performs a subtraction operation whose result is used to update the SREG. Note that the result is not stored or used in any way.

• cp Rd, Rr performs Rd - Rr

• cpi Rd, K performs Rd - K

Note cp compares the values in two registers, whereas cpi compares the value in a register with an immediate value. The result of this operation is used to set the appropriate flags in the SREG.

```
entry:
ldi r16, 0
ldi r19, 10
cp r16, r19; Compare values in registers r16 and r19
brge new_location; Branch if r16 greater than or equal to r19
new_location:
```

Note that many instructions are able to set the Z flag, which is used to indicate if the result of the operation is zero. In these cases, the compare instruction may be redundant.

## 4.5.3 Skip Instructions

The skip instructions are less flexible then branch instructions, but can sometimes require less space or fewer cycles. Skip instructions skip the next instruction if the condition is true. In this example we will skip the line which increments register 16.

```
cpse r16, r17; Skips next instruction if r16 == r17
inc r16; This is skipped

push r16; PC is now here
```

Same example which uses a branch instruction:

```
centry:
cp r16, r17
breq new_location; Skips to new_location if r16 == r17
inc r16; This is skipped

new_location:
push r16; PC is now here
```

Note that the number of cycles for a skip instruction depend on the size of the instruction being skipped.

The **sbrc** and **sbrs** instructions are used to skip the next instruction if the specified bit a register is cleared/set.

```
ldi r16, 0b00101110

sbrc r16, 0; Skips next instruction if bit 0 of r16 is cleared
```

```
inc r16; This is skipped
push r16; PC is now here
```

Comparing with branch instructions

```
1 entry:
2     ldi r16, 0b00101110
3
4     andi r16, 0b00000001 ; Isolate bit 0
5
6     breq new_location ; Skips next instruction if r16 == 0
7     inc r16 ; This is skipped
8
9     new_location:
10     push r16 ; PC is now here
```

The sbis and sbic instructions are used to skip the next instruction if the specified bit an I/O register is set/cleared. For example, if we wish to toggle the decimal point LED (DISP DP) on the QUTy (PORT B pin 5) when the first button (BUTTONO) was pressed (PORT A pin 4),

```
ldi r16, PIN5_bm; Bitmask of pin 5

sbis VPORTA_IN, Ob00010000; Skip next instruction if pin 4 of PORT A is set

sts PORTB_OUTTGL, r16; Toggle the output driver of pin 5 on PORT B
```

Using branch instructions:

```
in r17, VPORTA_IN ; Read the input register of PORT A
andi r17, Ob00010000 ; Isolate pin 4

brne new_location ; Skip instructions if r17 != 0

ldi r16, PIN5_bm ; Bitmask of pin 5
sts PORTB_OUTTGL, r16 ; Toggle the output driver of pin 5 on PORT B

new_location:
```

## 4.6 Loops

By jumping to an earlier address, we can loop over a block of instructions.

```
infinite_loop:
2 ; Code to repeat
```

```
3
4     rjmp infinite_loop
```

Loops can also be finite, in which case the loop will terminate when a counter reaches zero.

```
ldi r16, 10 ; Set counter to 10

loop:
dec r16 ; Decrement counter
brne loop ; Branch if counter != 0
```

Loops can also be used to repeat until some external event occurs.

```
main_loop:
    in r17, VPORTA_IN ; Read the input register of PORT A
    andi r17, Ob00010000 ; Isolate pin 4

brne main_loop ; Branch if counter != 0

rjmp button_pressed

button_pressed:
    ; Execute instructions

rjmp main_loop ; Return to main loop
```

## 4.7 Delays

Loops can be utilised to delay the execution of instructions. These instructions do not execute any useful code. This is useful for when we wish to wait for an external event to occur.<sup>3</sup> To create a precisely timed delay, we must take the following values into account.

- The clock speed frequency of the clocks oscillations (default: 20 MHz configurable in CLKCTLR\_MCLKCTRLA)
- The prescaler reduces the frequency of the CPU clock through division by a specific amount; 12 different settings from 1x to 64x (default: 6 configurable in CLKCTLR\_MCLKCTRLA)

The clock oscillates at its effective clock speed:

effective clock speed = clock speed 
$$\times \frac{1}{\text{prescaler}}$$

The default prescaler is 6, so the effective clock speed is 3.33 MHz by default. Note that the effective clock speed can therefore range between:

<sup>&</sup>lt;sup>3</sup>Note that this type of loop is not recommended for time-sharing systems, such as a personal computer, as the lost CPU cycles cannot be used by other programs. In these cases, clock interrupts are preferred. However, on a device such as the ATtiny1626, delay loops can be utilised to precisely insert delays in a program.

- Effective maximum clock frequency:  $20\,\mathrm{MHz}$  ( $20\,\mathrm{MHz}$  clock & prescaler 1)<sup>4</sup>
- Effective minimum clock frequency: 512 Hz (32.768 kHz clock & prescaler 64)

Therefore to create a delay, we must first determine the required number of CPU cycles in the body of the loop and iterate until the number of CPU cycles reaches the required amount.

The following examples utilise counters of various sizes to create delays. Note that n represents the number of iterations.

```
delay_1:
    ldi r16, 255 - n ; 1 CPU cycle

; Incrementor
ldi r17, 1 ; 1 CPU cycle

loop:
    add r16, r17 ; 1 CPU cycle
    brcc loop ; 2 CPU cycles (1 CPU cycle when condition is false)
```

The total number of CPU cycles is:

total cycles = 
$$1 + 1 + (n + 1) + 2n + 1$$
  
=  $3n + 4$ 

for a maximum delay of 230.7 µs  $((3 \times (2^8 - 1) + 4) T)^5$ . To create larger delays, we can use multiple registers:

```
delay_2:
    ldi r24, x ; 1 CPU cycle
    ldi r25, y ; 1 CPU cycle

loop:
    adiw r24, 1 ; 2 CPU cycles
    brcc loop ; 2 CPU cycles (1 CPU cycle when condition is false)
```

The register pair (y:x) has the following relationship:

$$(y:x) = (2^{17}-1) - n \iff n = (2^{17}-1) - (y:x)$$

with

total cycles = 
$$1 + 1 + 2(n+1) + 2n + 1$$
  
=  $4n + 5$ 

for a maximum delay of  $78.644 \,\mathrm{ms} \,\left(\left(4\times\left(2^{16}-1\right)+5\right)T\right)$ . With three registers,

<sup>&</sup>lt;sup>4</sup>As the QUTy is supplied with 3.3 V, it is not safe to go above 10 MHz.

 $<sup>^5</sup>T$  is the period of one CPU cycle (using the default clock configuration):  $T = \frac{1}{20\,\mathrm{MHz}/6} = 300\,\mathrm{ns}$ .

```
delay_3:
    ldi r24, x ; 1 CPU cycle
    ldi r25, y ; 1 CPU cycle
    ldi r26, z ; 1 CPU cycle

loop:
    adiw r24, 1 ; 2 CPU cycles
    adc r26, r0 ; 1 CPU cycle (r0 represents a register with value 0)
    brcc loop ; 2 CPU cycles (1 CPU cycle when condition is false)
```

The register triplet (z:y:x) is determined through:

$$(z:y:x) = (2^{25}-1) - n \iff n = (2^{25}-1) - (z:y:x)$$

with

total cycles = 
$$1 + 1 + 1 + 2(n+1) + (n+1) + 2n + 1$$
  
=  $5n + 7$ 

for a maximum delay of 25.166 s  $((5 \times (2^{24} - 1) + 7) T)$ . This approach can be extended to create delays of any length.

If needed, we can also include the **nop** (no operation) instruction which requires 1 CPU cycle and does nothing. In addition to this, we can also utilise nested loops, however the timing is more complex to determine.

## 4.8 Memory and IO

On the AVR Core, as both I/O and SRAM are accessed through the data space, they can be directly accessed using instructions that read/write to memory. This approach is known as memory-mapped I/O (MMIO) and it significantly reduces chip complexity.

In contrast to modern CPU architectures, such as x86, in the AVR architecture, programs are located in a separate address space (although the memory is still accessible through the data space).




Figure 28: ATtiny1626 memory map.

The following instructions may be used to access memory from the data space:

- lds (load direct from data space to register)
- sts (store direct from register to data space)
- 1d (load indirect from data space to register)
- st (store indirect from register to data space)
- push/pop (stack operations)
- in/out (single cycle I/O register operations)
- sbi/cbi (set/clear bit in I/O register)

Note that the in/out instructions can only access the low 64 bytes of the I/O register space and the sbi/cbi instructions can only access the low 32 bytes of the I/O register space.

As the name suggests, these instructions only require a single CPU cycle and hence several VPORT{A, B, C} (virtual ports) addresses are mapped to this location, so that they can be accessed through these single cycle instructions.

VPORT addresses simply hold a copy of their corresponding PORTs.

## 4.8.1 Load/Store Indirect

Although the lds/sts instructions can be used to access exact addresses of bytes, they are generally not suitable for accessing data structures such as arrays.

Instead, the ld/st instructions allow transfers between registers and the data space, where addresses are stored in a pointer register. These pointer registers are available for use only by ld/st through X, Y, and Z.

These 16-bit pointer registers occupy the same space as registers r26 to r31.

```
• r26 \rightarrow XL (X-register low byte)
```

- $r27 \rightarrow XH$  (X-register high byte)
- $r28 \rightarrow YL \text{ (Y-register low byte)}$
- $r29 \rightarrow YH (Y\text{-register high byte})$
- $r30 \rightarrow ZL$  (Z-register low byte)
- $r31 \rightarrow ZH$  (Z-register high byte)

For example, if we wanted to access a byte in RAM, we can do the following:

```
; Store address of RAM in X
ldi XL, lo8(RAMSTART)
ldi XH, hi8(RAMSTART)

ld r16, X; Load byte from X to r16
; The byte in X is now in r16

ldi r17, 24
st X, r17; Store byte from r16 to X
; The byte in X is now 24
```

These pointer registers also support post-increment and pre-decrement operations:

- X+ (post-increment pointer address)
- -X (pre-decrement pointer address)

This operation can be used to copy bytes from one location to another:

```
; Copy 10 bytes from RAM to RAM+10
ldi XL, lo8(RAMSTART)
ldi XH, hi8(RAMSTART)
```

#### 4.8.2 Load/Store Indirect with Displacement

In addition to the ld/st instructions, the ldd/std instructions are a special form that allow us to load/store from/to the address of the pointer register plus  $q = \{0 \text{ to } 63\}$ .

```
ldi YL, lo8(RAMSTART)
ldi YH, hi8(RAMSTART)

ldd r0, Y+20 ; Load byte from Y+20 to r0

std Y+21, r0 ; Store byte from r1 to Y+21

; Note Y still points to RAMSTART
```

Note this form is only available for Y, and Z.

## 4.9 Stack

The stack is a last-in first-out (LIFO) data structure in SRAM. It is accessed through a register called the stack pointer (SP), which is not part of the register file like SREG.

Upon reset, SP is set to the last available address in SRAM (0x3FFF), and can be modified through push/pop and other methods that are generally not recommended.

- push stores a register to SP then decrements SP (SP  $\leftarrow$  SP -1)
- pop increments SP (SP  $\leftarrow$  SP + 1) then loads to a register from SP

If a particular register is required without modifying other code, we can temporarily store the value of that register on the stack, and pop it back when we are done:

```
1  ; Temporarily store Z on the stack
2  push ZL
3  push ZH
4
5  ; Z may be used for another purpose
6
7  ; Restore Z from the stack
8  pop ZH
9  pop ZL
```

Notice that the values are popped in reverse order.

#### 4.10 Procedures

Procedures allow us to write modular, reusable code which makes them powerful when working on complex projects. Although they are usually associated with high level languages as methods, or functions, they are also available in assembly.

Procedures begin with a label, and end with the ret keyword. They must be called using the call/rcall instructions.

```
procedure:
; Procedure body
ret; Return to caller
```

## 4.10.1 Saving Context

To ensure that procedures are maximally flexible and place no constraints on the caller, we must always restore any modified registers before returning to the caller. The same is true for the SREG.

```
rjmp main_loop
   procedure:
3
        push r16; Save r16 on the stack
4
        ; Procedure body
6
        ; Code that modifies r16
        ldi r16, 0x12
        loop:
            dec r16
10
            brne loop
11
12
        pop r16; Restore r16 from the stack
13
        ret
14
15
   main_loop:
16
        ldi r16, 10
17
        rcall procedure ; Call procedure
18
19
        push r16; r16 should still be 10
20
```

#### 4.10.2 Parameters and Return Values

Parameters can be passed using registers or the stack depending on the size of the inputs.

```
rjmp main_loop
```

```
; Calculate the average of two numbers
   ; Inputs:
         r16: first number
         r17: second number
   ; Outputs:
         r16: average
   average:
       ; Save r0
10
       push r0
11
12
        ; Save SREG
        in rO, CPU_SREG
14
       push r0
16
        ; Calculate average
        add r16, r17
18
       ror r16
19
20
        ; Restore SREG
21
       pop r0
22
        out CPU_SREG, r0
23
24
        ; Restore r0
25
       pop r0
26
27
        ; Return
28
       ret
29
   main_loop:
31
       ; Arguments
        ldi r16, 100
33
        ldi r17, 200
35
        ; Call procedure
       rcall average
37
```

Using the stack:

```
rjmp main_loop

; Calculate the average of two numbers
; Inputs:
; top two values on stack
; Outputs:
; r16: average
average:
```

```
; Save Z
9
        push ZL
10
        push ZH
11
12
         ; Save SREG
13
        in ZL, CPU_SREG
14
        push ZL
15
16
         ; Get SP location
        in ZL, CPU_SPL
18
        in ZH, CPU_SPH
19
20
         ; Save r17
21
        push r17
22
23
        ; Get first number
24
        ldd r16, Z+7
25
        ; Get second number
26
        ldd r17, Z+6
27
28
         ; Calculate average
29
        add r16, r17
30
        ror r16
31
32
        ; Restore r17
33
        pop r17
34
35
         ; Restore SREG
        pop ZL
37
        out CPU_SREG, ZL
39
        ; Restore Z
40
        pop ZH
41
42
        pop ZL
43
        ; Return
44
        ret
45
46
   main_loop:
^{47}
        ; Arguments
48
        ldi r16, 100
49
        push r16
50
        ldi r16, 200
51
        push r16
52
        ; Call procedure
54
```

```
rcall average

rcall
```

Note that it is preferrable to return values using registers.