

18CST32 & Computer Organization

CAT - III ANSWER KEY

PART - A

1).

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I ₀	IF	ID	OF	PO	PO	PO	WO								
I ₁		IF	ID	OF			PO	PO	PO	PO	PO	PO	WO		
I ₂			IF	ID			OF						PO	WO	
I ₃				IF			ID						OF	PO	WO

= 15 clock cycles

2).

Data Hazard

ADD (R₁) R₂, R₃
 SUB R₄, R₂, R₅
 ADD R₃, (R₁), R₆

R₁ Register will be used as
 Source Register in Instruction 3

3)

$$P_1 = \frac{1}{2} = 0.5 \text{ GHz}$$

$$P_2 = \frac{1}{1.5} = 0.67 \text{ GHz}$$

$$P_3 = \frac{1}{1} = 1 \text{ GHz}$$

$$P_4 = \frac{1}{2} = 0.5 \text{ GHz}$$

So P₃ has the highest
 Peak clock frequency.

4)

The location that follows a branch Instruction is
 called Branch Delay Slot.

Example:

Add R7, R8, R9

Branch_if_[R3] = 0 TARGET

IJ+1.

:

TARGET: IK

Branch-If-[R5] = 0 TARGET

ADD R7, R8, R9

IJ+1

:

TARGET: IK

⑤

$$= \frac{4M \times 32}{512K \times 16}$$


$$= \frac{2^{27}}{2^{23}}$$

$$= 2^4$$

$$= 16 \text{ chips.}$$


⑥

Main memory = 2^{32} Bytes



$$\begin{aligned}\text{Block size} &= 32 \text{ Bytes} \\ &= 2^5 \text{ bytes}\end{aligned}$$

$$\begin{aligned}\text{Cache memory} &= 512 \text{ lines} \\ &= 2^9 \text{ lines}\end{aligned}$$



So Tag field contains 18-bits

⑦

$$\text{Word size} = 32 \text{ bits (4 bytes)}$$

$$5 \text{ Instructions, each of size } 2 + 1 + 1 + 2 + 1 = 7 \text{ words}$$

$$= 7 \text{ words}$$


$$= 7 \times 4 \text{ Bytes}$$

$$= 28 \text{ Bytes}$$

$$1000 + 28 = 1028 \text{ Bytes,}$$

⑧

ROM cell



⑨

LOAD R2, DATAIN

[OR]

READWAIT Read KIN Flag

Branch to READWAIT if KIN = 0

Transfer data from KBD-DATA to R5

[OR]

READWAIT : LoadByte R4, KBD - STATUS

AND R4, R4, #2

Branch_if - [R4] = 0 READWAIT

LoadByte R5, KBD - DATA

⑩

Asynchronous Bus

* Slower Data Transfer rates

* It takes 2 RTD
(Round trip Delay)

Synchronous Bus

* faster Data transfer rates

* It takes only one RTD
(Round trip Delay)

PART-B

11) 1)

I₁ : SUB R₂, R₃, R₄
I₂ : SUB R₄, R₂, R₃
I₃ : STORE R₂, 100(R₁)
I₄ : SUB R₃, R₄, R₂

1) Flow Dependency / True Dependency (RAW)

I₁ : SUB R₂, R₃, R₄
I₂ : SUB R₄, R₂, R₃ I₁ ← I₂
I₄ : SUB R₃, R₄, R₂ I₃ ← I₄

2) Anti Dependency / False / Name Dependency (WAR)

I₁ : SUB R₂, R₃, R₄
I₂ : SUB R₄, R₂, R₃ I₁ ← I₂
I₃ : STORE R₂, 100(R₁) I₂ ← I₃

3) Output Dependency (WAW)

I₁ : SUB R₂, R₃, R₄ I₁ ← I₃
I₃ : STORE R₂, 100(R₁)

4) No Dependency (RAR)

I₁ : SUB R₂, R₃, R₄ I₁ ← I₂
I₂ : SUB R₄, R₂, R₃
I₃ : STORE R₂, 100(R₁) I₁ ← I₄
I₄ : SUB R₃, R₄, R₂

ii) Data Hazard, (RAW)

I ₁ :	SUB	R2, R3, R4	
I ₂ :	SUB	R4, R2, R3	
I ₃ :	STORE	R2, 100(R1)	I ₁ ← I ₂
I ₄ :	SUB	R3, R4, R2	I ₃ ← I ₄
			I ₂ ← I ₄

iii) No. only Data Hazard can be avoided by using ~~Data~~ operand forwarding.

⑫ Main Memory Size = 256 KW

Cache Size = 4 KW

4-way Set associative

Block Size = 64 W


⑬ If representation in Byte addressable format

Block Size = 64 W

= 64 × 2 Bytes (1 Word = 16-bit)

Block Size = 128 Bytes

1) Direct mapping




$$\begin{aligned}\text{Main memory size} &= 256 \text{ K} \times 2 \text{ B} \\ &= 2^{18} \times 2^1 \text{ B} \\ &= 2^{19} \text{ Bytes}\end{aligned}$$

$$\begin{aligned}\text{Block size} &= 128 \text{ Bytes} \\ &= 2^7 \text{ Bytes}\end{aligned}$$


$$\begin{aligned}\text{No. of lines} &= \frac{\text{Cache size}}{\text{Block size}} \\ &= \frac{4 \text{ K} \times 2 \text{ B}}{128 \text{ B}} \\ &= \frac{2^{13}}{2^7} = 2^6\end{aligned}$$

$$\begin{aligned}\text{No. of tags} &= \frac{\text{mm size}}{\text{Cache size}} \\ &= \frac{2^{19}}{2^{13}} = 2^6\end{aligned}$$

2) Associative mapping :



3) Set associative mapping :




$$\begin{aligned}
 \text{No. of Sets} &= \frac{\text{No. of lines}}{\text{Set size}} \\
 &= \frac{2^6}{4 \text{ way}} \\
 &= \frac{2^6}{2^2} = 2^4 \text{ sets}
 \end{aligned}$$


[OR]

if representative in word addressable format


1) Direct mapping



2) Associative mapping



3) Set-associative mapping



13) Page table — 5 marks

TLB — 5 marks

14) i) DMA → 5 marks

ii) Interrupts = 5 marks