

KONGU ENGINEERING COLLEGE PERUNDURAI ERODE - 638 060 (Autonomous)

AC-04 T Revision -1

IQAC

COURSE PLAN - THEORY COURSE

Name of the Faculty, Designation & Dept.	Ms.Dr.S.Malliga, Professor/CSE	Programme & Department of the Students	BE/CSE		
Course Code & Name	La compage L. O	Academic Year, Semester & Section	2019-20, III Sem & C Section		

1. COURSE OUTCOMES

On con	noletion	of the	course, th	e student	s will be	able to								BTL	evel	
	Docc	ribe the	basic st	ructure.	arithmet	ic and m	nemory o	peration	s of a dig	gital comp	uter and	determin	e the	K	3	
CO1	addressing modes for the set of instructions Describe and apply algorithms for performing different arithmetic operations.													K3		
CO2	cal the most in a processor to write the sequence of steps to fetch and execute a given															
CO3	. I do concept of ninelining to determine and name in massing													K3		
	Distinguish between different types of memory and apply the mapping functions between main													K3		
CO4												10				
	Outline the need for and type of interrupts in 1/O transfer and the role of different specific and different specific													K2		
CO5		ations.														
						Map	oping of t	COs With	POs, PS	OS						
COs		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	
POs PSC		roi	102											2	1	
CO		3	2	1										2	2	
CO		3	2	1										2	1	
CO.		3	2	1						-				2	1	
CO		3	2	1										1		
CO		2	1													
-		Moderat	2 5	Substantia	d											

2. CC	OURSE PLAN		BT	TLM	Plann	ed	Actual		
S. No.	Intended learning Outcomes	CO(s) Mapped	Level		Date	Period	Date	Period	
	ILO1.1: Explain the working of the functional	CO1	K2	M1	02.07.2019	2	217119	2 .	
199	units of a digital computer	CO1	K1	M1	02.07.2019	6	21719	6	
-	ILO1.2: Show the connections between the processor and memory		*/2		02.07.201			-	
	ILO1.3: Summarize the different number representation and mention the importance of	CO1	K3		04.07.2019	7	417119	7	
	2's complement representation ILO1.4 Explain addition and subtraction of	COI	К3	M1	08.07.2019	1	817119	1	
-	signed and unsigned integers II O1 5: Identify the issues related to the	COI	K2	MI	09.07.2019	2	717119	2	
	performance of a digital computer system ILO1.6: Summarize the accessing mechanism of memory and byte addressability techniques	CO1	K2	Ml	09.07.2019	6	91719	6	
7.	ILO1.7: Represent a given HLL instruction in	COI	K3	MI	11.07.2019		117/19	7	
Q	ILO1.8: Explain the execution of an assembly language program which involves straight-line	CO1	К3	MI	15.07.2019	1	1517/19	1	
9	and branching instructions ILO1.9: Describe the general addressing modes supported by a processor and identify the	COI	К3	Ml	16.07.2019	2	1617/9	6	
	addressing mode in a given instruction ILO1.9: Describe the general addressing modes	COI	K3	M1	16.07.2019	6	1817/19	7	
1000	supported by a processor and identify the addressing mode in a given instruction				16.07.2019				

II	LO1.10: Explain the instruction sets of CISC	COI	K2	MI	18.07.2019	7	2217)	9 1
	LO1.11: Outline the difference between the characteristics of RISC and CISC	COI	K2	MI	22.07.2019	1	23/7/	
_	ILO2.1: Represent binary, signed-integer using sign and magnitude, 1's complement and 2's complement number system	CO2	K2	MI	23.07.2019	2	23/7/	
4.	ILO2.2: Describe the logic for addition and subtraction of signed numbers	CO2	K2	M6	23.07.2019	6	251741	7
15.	ILO2.3: Summarize the technique used by carry-look ahead addition for fast addition	CO2	K2	M6	25.07.2019	7	2917/17	1
16.	multiplication of unsigned numbers	CO2	K2	MI	29.07.2019	1	3017/19	STATE OF THE PARTY OF
17.	ILO2.5: Apply Booth algorithm for multiplication of signed numbers	CO2	К3	M1	30.07.2019	2	3017/69	6
18.	speeding up the multiplication operation and solve the given multiplication problems	CO2	К3	MI	30.07.2019	6	118119	1
19.	ILO2.7: Classify and Solve integer division using different methods	CO2	K3	M1	01.08.2019	7	usua	7
20.	ILO2.8: Illustrate the IEEE standard for representing floating-point numbers in single and double-precision format	CO2	K2	М1	05.08.2019	1	618119	2
21.	arithmetic operations on floating-point numbers and solve the same with examples	CO2	К3	M1	06.08.2019	2	618119	6
22.	processor and how they are interconnected.	CO3	K2	M1, M6	06.08.2019	6	8/8/19	7
23.	ILO3.2: Examine the actions involved in fetching and executing instructions and illustrate these actions using RISC style instructions.	CO3	K4, K2	MI	08.08.2019	7	13/8/19	2
24.	processor to see how they may be organized in the multi-stage structure.	CO3	K4, K2	M1	13.08.2019	2	13/8/15	-
25.	executing instructions in more detail, using the datapath in a processor.	CO3	K4	M1	13.08.2019	6	2018/19	2
26.	the operation of the components in a processor.	CO3	K2	M1	13.08.2019	6	20/8/19	b
27.	ILO3.6: Examine how the processor generates the control signals that cause these actions to take place in the correct sequence using hardwired control.	CO3	K4	M1	20.08.2019	2	2218119	7
28.	style processor with interconnect block.	CO3	K2	M1	20.08.2019	6	261978	4
29.	ILO3.8: Explain the basics of pipelining and show how the five – stage organization of a processor can be pipelined.	CO3	K2,K1	M1, M3,M5	22.08.2019	7	27/8/19	2
30.	11 000 01 10 1 1 11 1 1 1	CO3	K2	M1,M3	26.08.2019	1	27/8/19	Ь
31.	THOSE TO THE STATE OF THE STATE	CO4	K1	M1,M3	27.08.2019	2	29/8/19	7
2.	TO 10 TO 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		K2	Ml	27.08.2019	8	319/19	2
33.	THE CASE THE STATE OF THE STATE		К3	MI	29.08.2019	7	31919	6
34.	77 0 1 1 0 1 1 0 1 1	CO4	K2	MI	03.09.2019	2	91919	
35.	11015 0 1 1 1 1 1 1 1 1 1	CO4	K2	MI	03.09.2019	6	10/9/15	6
36.	The state of the s	CO4	K2	MI	05.09.2019	7	12/9/1	17

ILC	04.7: Recall the memory hierarchy and	CO4	KI	M1,M3	12.09.2019	7	12/1/19	1
IL	04.8: Rephrase the role of cache memory in proving the performance of a memory system	CO4	K2	M1, M3	16.09.2019	1	Iglaka	7
. II	O4.9: Illustrate the mapping of memory locks onto cache memory using memory-napping functions and solve the given mapping	CO4	К3	MI	17.09.2019	2	23/9/19	(
0 1	LO4.10: Describe how memory interleaving	CO4	K2	MI	19.09.2019	7	2417	216
41.	ILO4.11: Explain the role of virtual memory in a computer system and virtual-memory address translation method for the translation from	CO4	K2	MI	23.09.2019	1	2619	7
42.	virtual addresses to physical addresses ILO4.12: Classify the different types of secondary storage devices and describe their functions	CO4	K2	M1,M3	24.09.2019	2	349	1
43.	ILO5.1 Examine the various access methods of I/O device	CO5	K2	M1	26.09.2019	7	1/00	2
44.	ILO5.2 Illustrate the concepts of Interrupts	CO5	K2	MI	30.09.2019	1	1/10	6
45.	ILO5.3 Summarize the use of DMA controllers and the arbitration procedure to coordinate the transfer of data among the memory and I/O Devices.	CO5	K2	M1,M3	01.10.2019	2	3162	7
46.	ILO5.4 Discuss and differentiate the synchronous and asynchronous bus.	CO5	K2	M1	03.10.2019	7	lolu	7
47.	ILO5.5 Recall the functions of I/O Interface	CO5	K1	M1	10.10.2019	7	lyles	(
48.	ILO5.6 Examine the different interface standards for a computer system	CO5	K2	M1	14.10.2019	1	lateo	2
49.	ILO5.7 Illustrate the operation of SCSI bus	CO5	K2	M1	17.10.2019	7	17/13	511
50.	ILO5.8 Explain the technical details and operations of USB	CO5	K2	M1	21.10.2019	1	2210	216

3. Assessment Pattern

	Cognitive Process K Levels Distribution in Percentage						Proposed Date of Assessment								
Sections/ Tests	Part -A	Part -B	Part -C	Total Marks	K1	K2	КЗ	K4	K5	CO1	CO2	соз	CO4	CO5	
Test -1	20	65	15	100	10% to 20%	10% to 20%	40% to 60%			40%	40/%	20%			20.07.2019
Test -2	20	65	15	100	10% to 20%	10% to 20%	40% to 60%					20%	40/%	40%	23.10.2019
Assignment		20					100%				40%	20%	40%		01.10.2019
Other Assessment	20									20%	20%	20%	20%	20%	19.10.2019
Course Project	-	-													16.09.2019
ESE	20	65	15	100	10% to 20%	10% to 20%	40% to 60%			20%	20%	20%	20%	20%	11.11.2019

Course Faculty

A Malligar)

Course Coordinator HOD HOD (T)