## 18 CST 32 & Computer Organization CAT - [1] ANSWER KEY

PART-A

1 2 3 45 6789 1011 1213 14 15

= 15 clock cycles

2) Data Hazard

ADD RB, RI, RG

R, Register will be used as Source Register in Instruct 3

 $P_1 = \frac{1}{2} = 0.5642$   $P_2 = \frac{1}{1.5} = 0.67642$   $P_3 = \frac{1}{1} = 16042$ 

P42 1 = 0.5 GHZ

So P3 has the hishes 1 Peak clock frequency.

The location that follows a broad Instruction is called Bromen Delay Stoy.

## Example:

Add RA, R8, R9
Branch if \_ [R3] = 0 TARGET


IjH.


TARGET: IK

TARKET: IIC

$$\frac{5}{5} = \frac{4m \times 32}{512k \times 16}$$

$$= \frac{2^{27}}{5}$$





So Tong field Contains 18-bits

Word size = 32 bits (4 bytes)

5 Mostructions, each of Size 2+1+1+2+1 = I word

= 7 MOEP

= FX & Bytes

= 28 Bytes

1000+28= 1028 Bytes,

8) Rom cell, Bithre

Herdha Por Connected to Store = 0

Not " = 1

9

## LOAD RZ, DATAIN

[OR]

READWAIT READ KIN Ang

Branch to READWAIT If KIN = 0

Transfer data from KBD-DATA to RS

[OR]

READWAG: LondByte R4, KBD\_STATUS

AND R4, R4, #2

Branch\_if\_ER4J=0 READWAIT

LondByte R5, KBD\_DATA

(Là)

Asynchronus Bus

of Slower Data Mansfer rotes of faster Data transfer retes

of It takes 2 RTD

(Round trip Daday)

Cround trip Daday)

II: SUB R2, R3, R4 22: SUB R4, R2, R3 I3 : STORE R2, 100(R1) IG: SUB R3, R4, R2

1) Flow Dependency (RAW)

II: SUB R2, P3, R4

T2: SUB R4, R2, R3 [I+ I2] 11y = 13 < I 4

2) Anti Dependency False / Name Dependency (WAR)

Tr = SUB R2, R3, R4 T2 - SUB R4, R2, R3 [T, 4] 2

//y TZ: SUB R4, R2, R3
F3: STURE R24, 100(R1) [T2← I3

3) Output dependency (WAW)

II: SUB R2, R3, R4 II < I3

I3: SPORE R2, 100 LR1

No Depandency (RAR)

I): SUB R2, R2, R4, R2, R4

I): SUB R4, R2, R4

I): SUB R4, R2, R6

I): SUB R2, R6, R2

I): SUB R3, R4, R2

11)

data Hazard, (RAW)

> II: Sug R2, R3, R4

IZ: SUB RY, RZ, R3
IZ: SPORE R2 100(R1) [I/ 4]2

TT3 = I4

iii)

No only Data Hazard con be avoided by Using Data Har operand forwarding.

(2)

Maso ocenery Size = 256 kW

Cache Size = 4KW

4- way Set associative

Block Size = 64 W

If representation in Byte addressale formate

Block Size = 64 W

= 64x 2 Bates (2 Word = 16-617)

Block Size = 128 Bytes



1) Amect mapping

Mainonomony Size = 256 K x 2B = 218 x2 B - 219 Bytes

Block Size = 128 Bytes

= 27 Bytes

No. of lines = Cache Size


BlockSize

 $= \frac{4K \times 2B}{128B}$ 

= 2/3 = 2/8

No. of drys = mmsize

$$=\frac{219}{213}=26$$



13). Page table - y marie

i) Interrupt of sonory