

Course : Computer Organization – ENCM 369

Lab # : Lab 6

Group Submission for : B04

Submitted by: Nimna Wijedasa

UCID: 30146042

Partner: Magdy Hafez

UCID: 30158658

Instr lw t6, 20(SP)

0x0040_0130

SP = 0x7fff_fea0
t6 = 0x0001_2345

imm 4 20	rs1 = 0	rd	rd = 6	opcode
0000_0001_0100	0_0010	010	1_1111	00_0011

PC Src	0	A1	00010
Result Src	1	A2	10100
Mem Write	0	A3	11111
ALU Control	000		
ALU Src	1		
Imm Src	00		
Reg Write	1		

src A	7fff_fea0
src B	0000_0014
ALU Result	7fff_feb4
Result	0006_6666
PC Next	0040_0134

WD 3 0006_6666

Instr sub \$t, \$t, \$t

0040 - 0134

SP = 0000 - 0064
t6 = ffff - fff0

rt	rs2	rs1	rd	opcode
010_0000	00101	00001	000	00001

PLSrc	0	A1	10001
Result Src	0	A2	01011
MemWrite	0	A3	10001
ALU Control	001		
ALU Src	0		
Imm Src	xx		
Reg Write	1		

src A	0000 - 0064
src B	ffff - fff0
ALU Result	0000 - 0094
Result	0000 - 0094
PC Next	0040 - 0138

WD 3 0000 - 0094

Inst: andi \$t1, \$t1, -256 0x89ab_cdef

\$s0 =
\$t6 =

Op: andi \$t1, \$t1, -256 0010011

PC Src	0	A1	01001
Result Src	0	A2	00000
Mem Write	0	A3	00000
ALU Control	010		
ALU Src	1		
Imm Src	00		
Reg Write	1		

src A	89ab_cdef	WD3	89ab_cdef
src B	ffff_ffff		
ALU Result	89ab_cdef		
Result	89ab_cdef		
PC Next	0040_0000		

Exercise 6

Figure 4: Incomplete Main Decoder specification for single-cycle computer with support for `jalr`. Compared to textbook Table 7.6, the table here has one more row and one more column.

Instruction	Opcode	RegWrite	ImmSrc	ALUSrc	TargetSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
lw	0000011	1	00	1	X	0	01	0	00	0
sw	0100011	0	01	1	X	1	xx	0	00	0
R-type	0110011	1	xx	0	X	0	00	0	10	0
beq	1100011	0	10	0	1	0	xx	1	01	0
I-type ALU	0010011	1	00	1	X	0	00	0	10	0
jal	1101111	1	11	x	0	0	10	x	xx	1
jalr	1100111	1	00	1	0	0	10	X	10	1
		①	②	③	④	⑤	⑥	⑦	⑧	⑨




Figure 3: Textbook Figure 7.15 computer enhanced to support jayr.

1. RegWrite has to be 1 Since we need to write the result to the register file

2. ImmSrc has to be Zero Since we are trying to use 32-bit Sign extension

3. AluSrc has to be 1 to select Sign-extended immediate field of the instruction instead of rt to add it with rs1.

4. TargetSrc Will be 0 Since ALU Result is written into the PC. ALU Result is the sum of Sign-extension of the offset and the value of GPR from rs1

5. Since we don't need to write anything to the memory, it should be 0.

6. ResultSrc should be 10 Since $PC+4$ should be written into rd register that is wD3

7. Branch will be X Since jump is always 1, also since it is ored with Branch, so either ways PCSrc will be 1.

8. Alu op will be 10 Since jalr is a I-type op.

9. jump will be 1, Since we need to use jump in jalr instruction.