Computer Architecture Lab

05. Week #6

| Instruction | Opcode/Function | Syntax | Operation |
|-------------|-----------------|----------------|-----------------|
| addu | 100001 | f\$d, \$s, \$t | \$d = \$s + \$t |

Opcode_Function_Regimm



| RegDst | Selection for Destination Register |
|--------|------------------------------------|
| 00 | \$rt |
| 01 | \$rd |
| 10 | \$31 |

| RegDatSel | To Select Data Source for Register Write |
|-----------|--|
| 00 | Write ALU/MEM Result to Register file |
| 01 | Write LO to Register file |
| 10 | Write HI to Register file |
| 11 | Write PC to Register file |

| RegWrite | Write Enable to Register File |
|----------|-------------------------------|
| 0 | Do not write to Register file |
| 1 | Write to Register file |



X

| EXTmode | Immediate Data Extension Mode |
|---------|-------------------------------|
| 0 | Zero Extension |
| 1 | Sign Extension |

00

| ALUsrcB | ALU Input B Source Selection |
|---------|------------------------------|
| 00 | Register file port B |
| 01 | Immediate value |
| 10 | zero |

| ALUctrl[1:0] | Extra ALU Control Signal |
|--------------|---------------------------|
| ALUctrl[0]=0 | Shift = Shift Amount |
| ALUctrl[0]=1 | Shift = \$rs |
| ALUctrl[1]=0 | Normal ALU input (a,b) |
| ALUctrl[1]=1 | Exchanged ALU input (b,a) |



| ALUop | ALU Operation Code | | |
|-------|--------------------|-------|----------------|
| 00000 | Bitwise AND | 01001 | a × b |
| 00001 | Bitwise OR | 01010 | Unsigned a × b |
| 00010 | Bitwise NOR | 01011 | a / b |
| 00011 | Bitwise XOR | 01100 | Unsigned a / b |
| 00100 | a + b | 01101 | b << a |
| 00101 | Unsigned a + b | 01110 | b >> a |
| 00110 | a – b | 01111 | b >>> a |
| 00111 | Unsigned a – b | 10000 | Set Less Than |
| 01000 | Reserved | 10001 | Unsigned SLT |
| | | | |
| 10010 | HI = a | 10011 | LO = a |



XXX

| DatWidth | Data Width for Memory Access |
|----------|------------------------------|
| 000 | 32-bit Word |
| 010 | 16-bit Halfword |
| 011 | 8-bit Byte |
| 110 | 16-bit Halfword /w Sign Ext |
| 111 | 8-bit Byte /w Sign Ext |

0

| MemWrite | Memory Write Enable |
|----------|-----------------------------|
| 0 | Do not write Data to Memory |
| 1 | Write Data to Memory |

| MemtoReg | Write Memory Data to Register File |
|----------|------------------------------------|
| 0 | Write ALU data to Register file |
| 1 | Write Memory data to Register file |



| Branch | Branch Option & Address Source |
|--------|----------------------------------|
| 000 | Use PC+4 |
| 011 | Unconditional Branch to PC+imm16 |
| 100 | Branch if zero |
| 101 | Branch if not zero |
| 110 | Branch if not positive |
| 111 | Branch if positive |

| Jump | Jump Address Source |
|------|--------------------------------|
| 00 | Do not use Jump address |
| 01 | Use Pseudo Jump address format |
| 10 | Use \$rs |





| | lui | ori | lui | ori | addu |
|----------------------------|-------------------|----------|----------|----------|----------|
| Signals- | Waves | | | | |
| Time | 10 ns | 20 ns | 30 ns | 40 ns | 50 ns |
| i_next_pc[31:0] =00000014 | 00000004 | 00000008 | 00000000 | 00000010 | 00000014 |
| o_cur_pc[31:0] =00000010 | 00000000 | 00000004 | 00000008 | 00000000 | 00000010 |
| i_addr[31:0] =00000010 | ,00000000 | 0000004 | 00000008 | 00000000 | 00000010 |
| o_instr[31:0] =00653821 | 3C020000 | 34430011 | 3C040000 | 34850011 | 00653821 |
| i_Read_regl[4:0] =03 | 00 | 02 | 00 | 04 | 03 |
| i_Read_reg2[4:0] =05 | 02 | 03 | 04 | 05 | |
| i RegWrite=1 | | | | | |
| Write_data[31:0] =00000022 | 00000000 | 00000011 | 00000000 | 00000011 | 00000022 |
| i_Write_reg[4:0] =07 | 02 | 03 | 04 | 05 | 07 |
| Read_data1[31:0] =00000011 | ,00000000 | | | | 00000011 |
| Read_data2[31:0] =00000011 | 00000000 | XXXXXXXX | | | 00000011 |
| i_ALUctrl[1:0] =00 | .00 | | | | |
| i_ALUop[4:0] =05 | 1F | 01 | 1F | 01 | 05 |
| i_data1[31:0] =00000011 | .00000000 | | | | 00000011 |
| i_data2[31:0] =00000011 | ,00000000 | 00000011 | 00000000 | 00000011 | |
| i_shamt[4:0] =00 | .00 | | | | |
| o_carry=0 | | | | | |
| o_overflow=0 | | | | | |
| o_positive=1 | | | | | |
| o_result[31:0] =00000022 | ,00000000 | 00000011 | 00000000 | 00000011 | 00000022 |
| o_zero=0 | | | | | |
| i_ALUop[4:0] =05 | 1F | 01 | 1F | 01 | 05 |
| i_data1[31:0] =00000011 | : 00000000 | | | | 00000011 |
| i_data2[31:0] =00000011 | жжжжжжж 000000000 | XXXXXXX | | | 00000011 |
| o_hi[31:0] =00000000 | ,00000000 | | | | |
| 0_10[31:0] =00000000 | .00000000 | | | | |
| i_DatWidth[1:0] =xx | xx | | | | |
| i_MemWrite =0 | | | | | |
| i_addr[31:0] =00000022 | ,00000000 | 00000011 | 00000000 | 00000011 | 00000022 |
| i_data[31:0] =00000011 | 00000000 | ххххххх | | | 00000011 |
| o data[31:0] =0000xxxx | 0000xxxx | | | | |



| Instruction | Opcode/Function | Syntax | Operation |
|-------------|-----------------|---------------|----------------------------|
| sh | 101001 | o\$t, i (\$s) | MEM [\$s + i]:2 = LH (\$t) |

Opcode_Function_Regimm



XX

| RegDst | Selection for Destination Register |
|--------|------------------------------------|
| 00 | \$rt |
| 01 | \$rd |
| 10 | \$31 |

XX

| RegDatSel | To Select Data Source for Register Write |
|-----------|--|
| 00 | Write ALU/MEM Result to Register file |
| 01 | Write LO to Register file |
| 10 | Write HI to Register file |
| 11 | Write PC to Register file |

| RegWrite | Write Enable to Register File |
|----------|-------------------------------|
| 0 | Do not write to Register file |
| 1 | Write to Register file |



| EXTmode | Immediate Data Extension Mode |
|---------|-------------------------------|
| 0 | Zero Extension |
| 1 | Sign Extension |

| ALUsrcB | ALU Input B Source Selection |
|---------|------------------------------|
| 00 | Register file port B |
| 01 | Immediate value |
| 10 | zero |

| ALUctrl[1:0] | Extra ALU Control Signal |
|--------------|---------------------------|
| ALUctrl[0]=0 | Shift = Shift Amount |
| ALUctrl[0]=1 | Shift = \$rs |
| ALUctrl[1]=0 | Normal ALU input (a,b) |
| ALUctrl[1]=1 | Exchanged ALU input (b,a) |



| ALUop | ALU Operation Code | | |
|-------|--------------------|-------|----------------|
| 00000 | Bitwise AND | 01001 | a×b |
| 00001 | Bitwise OR | 01010 | Unsigned a × b |
| 00010 | Bitwise NOR | 01011 | a / b |
| 00011 | Bitwise XOR | 01100 | Unsigned a / b |
| 00100 | a + b | 01101 | b << a |
| 00101 | Unsigned a + b | 01110 | b >> a |
| 00110 | a – b | 01111 | b >>> a |
| 00111 | Unsigned a – b | 10000 | Set Less Than |
| 01000 | Reserved | 10001 | Unsigned SLT |
| | | | |
| 10010 | HI = a | 10011 | LO = a |



010

| DatWidth | Data Width for Memory Access |
|----------|------------------------------|
| 000 | 32-bit Word |
| 010 | 16-bit Halfword |
| 011 | 8-bit Byte |
| 110 | 16-bit Halfword /w Sign Ext |
| 111 | 8-bit Byte /w Sign Ext |

1

| MemWrite | Memory Write Enable |
|----------|-----------------------------|
| 0 | Do not write Data to Memory |
| 1 | Write Data to Memory |

X

| MemtoReg | Write Memory Data to Register File |
|----------|------------------------------------|
| 0 | Write ALU data to Register file |
| 1 | Write Memory data to Register file |



| Branch | Branch Option & Address Source |
|--------|----------------------------------|
| 000 | Use PC+4 |
| 011 | Unconditional Branch to PC+imm16 |
| 100 | Branch if zero |
| 101 | Branch if not zero |
| 110 | Branch if not positive |
| 111 | Branch if positive |

| Jump | Jump Address Source |
|------|--------------------------------|
| 00 | Do not use Jump address |
| 01 | Use Pseudo Jump address format |
| 10 | Use \$rs |









END