

# CA HW#1

**2.2** [5] <§2.2> For the following MIPS assembly instructions above, what is a corresponding C statement?

```
add  f, g, h  
add  f, i, f
```

**2.7** [5] <§2.3> Show how the value 0xabcdef12 would be arranged in memory of a little-endian and a big-endian machine. Assume the data is stored starting at address 0.

**2.11** [5] <§§2.2, 2.5> For each MIPS instruction, show the value of the opcode (OP), source register (RS), and target register (RT) fields. For the I-type instructions, show the value of the immediate field, and for the R-type instructions, show the value of the destination register (RD) field.

**2.17** [5] <§2.5> Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields:

op=0x23, rs=1, rt=2, const=0x4

**2.23** [5] <§2.7> Assume \$t0 holds the value 0x00101000. What is the value of \$t2 after the following instructions?

```
        slt    $t2, $0,  $t0
        bne    $t2, $0,  ELSE
        j      DONE
ELSE:    addi   $t2, $t2, 2
DONE:
```

**2.26** Consider the following MIPS loop:

```
LOOP: slt  $t2, $0,  $t1
      beq  $t2, $0,  DONE
      subi $t1, $t1, 1
      addi $s2, $s2, 2
      j    LOOP
DONE:
```

**2.26.1** [5] <§2.7> Assume that the register `$t1` is initialized to the value 10. What is the value in register `$s2` assuming `$s2` is initially zero?

**2.26.2** [5] <§2.7> For each of the loops above, write the equivalent C code routine. Assume that the registers `$s1`, `$s2`, `$t1`, and `$t2` are integers `A`, `B`, `i`, and `temp`, respectively.


**2.26.3** [5] <§2.7> For the loops written in MIPS assembly above, assume that the register `$t1` is initialized to the value `N`. How many MIPS instructions are executed?

**3.4** [5] <§3.2> What is  $4365 - 3412$  when these values represent unsigned 12-bit octal numbers? The result should be written in octal. Show your work.

**3.6** [5] <§3.2> Assume 185 and 122 are unsigned 8-bit decimal integers. Calculate  $185 - 122$ . Is there overflow, underflow, or neither?

**3.11** [10] <§3.2> Assume 151 and 214 are unsigned 8-bit integers. Calculate  $151 + 214$  using saturating arithmetic. The result should be written in decimal. Show your work.

**3.18** [20] <§3.4> Using a table similar to that shown in Figure 3.10, calculate 74 divided by 21 using the hardware described in Figure 3.8. You should show the contents of each register on each step. Assume both inputs are unsigned 6-bit integers.



**FIGURE 3.8** First version of the division hardware. The Divisor register, ALU, and Remainder register are all 64 bits wide, with only the Quotient register being 32 bits. The 32-bit divisor starts in the left half of the Divisor register and is shifted right 1 bit each iteration. The remainder is initialized with the dividend. Control decides when to shift the Divisor and Quotient registers and when to write the new value into the Remainder register.

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	<b>1</b> 110 0111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	<b>0</b> 000	0010 0000	<b>0</b> 000 0111
	3: Shift Div right	0000	<b>0</b> 001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	<b>1</b> 111 0111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	<b>0</b> 000	0001 0000	<b>0</b> 000 0111
	3: Shift Div right	0000	<b>0</b> 000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	<b>1</b> 111 1111
	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	<b>0</b> 000	0000 1000	<b>0</b> 000 0111
	3: Shift Div right	0000	<b>0</b> 000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	<b>0</b> 000 0011
	2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1	<b>0</b> 001	0000 0100	0000 0011
	3: Shift Div right	0001	<b>0</b> 000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	<b>0</b> 000 0001
	2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1	<b>0</b> 011	0000 0010	0000 0001
	3: Shift Div right	0011	<b>0</b> 000 0001	0000 0001

**FIGURE 3.10** Division example using the algorithm in Figure 3.9. The bit examined to determine the next step is circled in color.

**3.22** [10] <§3.5> What decimal number does the bit pattern  $0 \times 0C000000$  represent if it is a floating point number? Use the IEEE 754 standard.

**3.26** [20] <§3.5> Write down the binary bit pattern to represent  $-1.5625 \times 10^{-1}$  assuming a format similar to that employed by the DEC PDP-8 (the leftmost 12 bits are the exponent stored as a two's complement number, and the rightmost 24 bits are the fraction stored as a two's complement number). No hidden 1 is used. Comment on how the range and accuracy of this 36-bit pattern compares to the single and double precision IEEE 754 standards.

**3.29** [20] <§3.5> Calculate the sum of  $2.6125 \times 10^1$  and  $4.150390625 \times 10^{-1}$  by hand, assuming A and B are stored in the 16-bit half precision described in Exercise 3.27. Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps.

**3.35** [30] <§3.9> Calculate  $(3.41796875 \times 10^{-3} \times 6.34765625 \times 10^{-3}) \times 1.05625 \times 10^2$  by hand, assuming each of the values are stored in the 16-bit half precision format described in Exercise 3.27 (and also described in the text). Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps, and write your answer in both the 16-bit floating point format and in decimal.

**3.38** [30] <§3.9> Calculate  $1.666015625 \times 10^0 \times (1.9760 \times 10^4 + -1.9744 \times 10^4)$  by hand, assuming each of the values are stored in the 16-bit half precision format described in Exercise 3.27 (and also described in the text). Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps, and write your answer in both the 16-bit floating point format and in decimal.