


# **Computer Architecture Lab**

---

03. Week #4

# MUX using Transmission gate


---



- You should consider Transmission gate's feature and MUX's function
- Input 1 goes output when  $S = 1$
- Input 2 goes output when  $S' = 1$

# Latch using MUX


---



- You should consider The function of the latch storing the value
- You should consider the number of MUX's input
- Based on D latch, the number of input is two, D and enable
- It is important how to connect the remaining input to keep the values stored

# D-Flip Flop using Latch


---




- It is easy to design considering the form of Master-slave D-Flip Flop
- FF design uses the method of Latch design with Mux
- When connecting the input, you should consider that master's output enters slave's input
- Master operates when clock is 1, and slave operates when clock is 0

# Synchronous Up counter using D-FF and adder


- You should consider pushing up the value through c\_in and c\_out of the Adder




# Synchronous Up counter using D-FF and adder



# Synchronous Up counter using D-FF and adder




# Synchronous Up counter using D-FF and adder





# Synchronous Up counter using D-FF and adder

- When you have to design Synchronous up-down counter, recommend to use mux to control input value
- Point is to use c\_in




# MU0 instructions

---


- op-code 0000 (LDA S): **load into accumulator**, operand from memory location addressed as 'S'
  - op-code 0001 (STO S): **store** the content of accumulator register at the **memory location addressed as 'S'**
  - op-code 0010 (ADD S):  **$ACC = ACC + [S]$**  add content of memory location addressed as 'S' with content of accumulator and save result at accumulator
  - op-code 0011 (SUB S):  **$ACC = ACC - [S]$**
  - op-code 0100 (JMP S): **jump** to the memory location addressed as 'S'. This will unconditionally change the program flow.  **$PC = [S]$**
  - op-code 0101 (JGE S): **if  $ACC \geq 0$** , then jump. This is conditional jump with condition that alu result is positive
  - op-code 0110 (JNE S): another conditional jump with condition that **ACC content is non-zero**
  - op-code 0111 (STP): **stop** the program execution
-

# MU0 processor




# Ex) Load

## ➤ Fetch




# Ex) Load

## ➤ Execution




# Ex) Load


## ➤ Next Fetch




# How to use MU0.txt



Click!



Click!




Loaded


# Point to note

- Be careful of ram settings
- Be careful of number of bits
- You can also change appearance

## ✓ Logisim-evolution



## ✓ Classic logisim



## ✓ RAM

RAM (800,650)	
FPGA supported:	Not supported
Address Bit Width	12
Data Bit Width	16
Enables:	Use byte enables
Ram type	volatile
Use clear pin	No
Trigger	Rising Edge
Asynchronous read:	Yes
Read write control	Whole word read/write only
Data bus implementation	Separate data bus for read and wr...
Label	HDL Required
Label Font	SansSerif Bold 16
Label Visible	No
Appearance	Classic Logisim



END

