
# Computer Architecture Lab

04. Week #5

# Single Cycle CPU\_ex.subu





# Single Cycle CPU module




Table 1 - Instance name of top module


Instance name	Description				
SC_CPU	Top module. Single-Cycle CPU				
U0_PC	Program counter				
U1_IM	Instruction memory				
U2_RF	Register file				
U3_SEU	Sign Extension Unit				
U4_ALU	Arithmetic Logic Unit				
U5_MULT	Multiplier Logic Unit				
U6_DM	Data memory				
U7_CTRL	Control unit -MainControl, MyControl				



### PLA\_AND.txt

Table 2 - Consecutive Instruction Decoding Configuration in PLA\_AND.txt

Port name	Classification	Bit	Description
Ор	Input	6-bit	Op code
Func	Input	6-bit	Function code
Regimm	Input	5-bit	Register Immediate code (RT)



MIPS Inst Datasheet.pdf

R-Type:

I-Type:

J-Type:

ор	\$rs	\$rt	\$rd	shamt	func
ор	\$rs	\$rt	imm16		
ор			imm26		



#### PLA\_AND.txt

- ➤ R-type's opcode is 000000
- ➤ When implementing R-type instructions, you should fill Function
- ➤ RegImm is filled when you implement specific I-type instructions (ex.bltz, bgez)

Reglmm (I-Type) with \$rt:								
H	000	001	010	011	100	101	110	111
00	bltz	bgez	bltzl	bgezl				
01	tgei	tgeiu	tlti	tltiu	teqi		tnei	
10	bltzal	bgezal	bltzall	bgezall				
11								

```
subu 100011 f $d, $s, $t $d = $s - $t
```

```
xxxxxx_xxxxxx_xxxxx // 0x00 : sll
xxxxxx xxxxxx xxxxx // 0x01 : srl
xxxxxx xxxxxx xxxxx // 0x02 : sra
xxxxxx_xxxxxxx_xxxxxx // 0x03 : sllv
xxxxxx_xxxxxxx_xxxxx // 0x04 : srlv
xxxxxx_xxxxxxx_xxxxx // 0x05 : srav
xxxxxx_xxxxxx_xxxxx // 0x06: jr
xxxxxx_xxxxxxx_xxxxx // 0x07 : jalr
xxxxxx_xxxxxxx_xxxxx // 0x08 : break
xxxxxxx_xxxxxxx_xxxxxx // 0x09 : mfhi
xxxxxx_xxxxxxx_xxxxx // 0x0a : mthi
xxxxxx_xxxxxxx_xxxxx // 0x0b : mflo
                               mtlo
xxxxxxx_xxxxxxx_xxxxxx // 0x0c
                               mult
xxxxxx_xxxxxxx_xxxxxx // 0x0d
xxxxxx_xxxxxx_xxxxx // 0x0e multu
xxxxxx_xxxxxxx_xxxxx // 0x0f
                               div
Opcode Function Regimm
```



## PLA\_OR.txt


Table 3 - Consecutive Control Signal Configuration in PLA\_OR.txt

Port name	Classification	Bit	Description
RegDst	Output	2-bit	Register Control signal
RegDatSel	Output	2-bit	Register Write Data Selection signal
RegWrite	Output	1-bit	Register Control signal
SEUmode	Output	1-bit	Extender Control signal
ALUsrcB	Output	2-bit	ALU Input Selection signal
ALUctrl	Output	2-bit	ALU Control signal
ALUop	Output	5-bit	ALU Operation Control signal
DataWidth	Output	3-bit	Memory Data Control signal
MemWrite	Output	1-bit	Memory Control signal
MemtoReg	Output	1-bit	MEM/ALU Selection signal
Branch	Output	3-bit	Branch Address Control signal
Jump	Output	2-bit	Jump Address Control signal

<sup>\*</sup> The last 5 bits are reserved. Set them as xxxxx.



#### PLA\_OR.txt





#### M\_TEXT\_SEG.txt

```
■ M_TEXT_SEG.txt - Windows 메모장
```

파일(F) 편집(E) 서식(O) 보기(V) 도움말(H)

001111\_00000\_00010\_0001\_0010\_0011\_0100 001101\_00010\_00011\_0101\_0110\_0111\_1000 001111\_00000\_00100\_0001\_0001\_0010 001101\_00100\_00101\_0011\_01100\_0100

000000\_00101\_00011\_00110\_00000\_100011 ,

```
//lui $0 $2 0x1234 lui : load upper immediate

//ori $2 $3 0x5678 ori : or immediate

//lui $4 0x1122

//ori $5 $4 0x3344
```

\*You can change underbar(\_) position for convenience


R-Type:


I-Type:

J-Type:

ор	\$rs	\$rt	\$rd	shamt	func
ор	\$rs	\$rt	imm16		
ор	imm26				











































# **END**