

# TRAFFIC LIGHT CONTROL SYSTEM

## Prepared by:

Salma Ihab Abdelmawgoud Ahmad Hamed (19P8794)

Noorhan Hatem Ibrahim Mohamed (19P5821)

Madonna Magdy Moussa (19P2671)

Ibrahim Ahmed Hassan (16P3062)

Noureldien Khaled Ahmed (18P5722)

## Faculty of Engineering, Ain Shams University

CSE 312: Electronic Design Automation

Prof. Dr. Hasan A. Youness Alansary

January 14, 2022

## Table of Contents

BACKGROUND DETAILS	3
STATE DIAGRAM	4
CODE	5
TEST	11
SIMULATION WAVE BITMAPS	14

#### **BACKGROUND DETAILS**

- The traffic light system was modelled after the system designed in this video: https://youtu.be/DP62ogEZgkI?t=276
- There are 4 lanes: north, south, east, west.
- Outputs: 2 traffic lights for through passing and right turning cars, 2 traffic lights for left turning cars, 2 pedestrian lights for each lane.
- North and south, in both main and left-turning traffic lights, must display the same color.
   The same goes for the east and west lights and the pedestrian lights. Therefore, we only use 1 traffic light to display for north and south, and 1 light for east and west.
- The pedestrian light in a lane can only be green if the car light in that lane is red.
- There is an emergency button and a reset button. The emergency button precedes the reset button in priority; if both are on, traffic lights go into stx, an emergency state. The reset button is best used to start up the controller cycle and rescue the controller from stx
- Inputs: counter, emergency button, reset button, clk.


#### **Summary of Changes Made to the Original 1-Street Traffic Control System:**

- 1. Added two traffic lights for each street (left lane & main lane).
- 2. Added two intersecting streets (north/south intersects with east/west).
- 3. Emergency button and emergency state added.

#### **Model of the Intersection:**



## **STATE DIAGRAM**



#### CODE

```
--CODE
LIBRARY IEEE;
    IEEE.STD LOGIC 1164.all;
USE
    IEEE.STD LOGIC ARITH.all; -- needed for arithmetic increment
USE
    IEEE.STD LOGIC UNSIGNED.all;
USE
use ieee.numeric std.all;
entity traffic is
Port (
north_tl:out STD_LOGIC_Vector (2 downto 0); -- right turn and through
passing traffic lights
east tl:out STD LOGIC Vector (2 downto 0);
north_left:out STD_LOGIC_Vector (2 downto 0); -- left turn traffic
lights
east left:out STD LOGIC Vector (2 downto 0);
north ped:out STD LOGIC Vector (2 downto 0); -- pedestrian light
east ped:out STD LOGIC Vector (2 downto 0);
emergency: in STD LOGIC;
--button n: in STD LOGIC;
--button e: in STD LOGIC;
clk : in STD LOGIC;
reset : in STD LOGIC
);
end traffic;
architecture Behavioral of traffic is
```

```
type state type is (st0, st1, st2, st3, st4, st5, stx); -- stx is when
natural disasters occur so all lights are red except pedestrians
signal state: state type:= st0;
signal count : std logic vector (3 downto 0);
constant sec10 : std logic vector ( 3 downto 0) := "1010";
constant sec2 : std logic vector (3 downto 0 ) := "0010";
constant sec16: std logic vector (3 downto 0 ) := "1111";
begin
process (clk, reset, emergency)
    begin
      if emergency = '1' then --emergency sensor
      state <= stx;</pre>
      count <= X"0";
      elsif reset='1' then
      state <= st0; --reset to initial state</pre>
      count <= X"0"; -- reset counter</pre>
  elsif rising_edge(clk) then
      case (state) is
      when st0 =>
        --if button n = '1' then count <= count +2; end if;
        if count < sec10 then
          count <= count + 1;</pre>
          state <= st0;</pre>
        else
          state <= st1;</pre>
          count <= X"0";
        end if;
      when st1 =>
```

```
--if button n = '1' then count <= count - 2; end if;
if count < sec16 then
          count <= count + 1;</pre>
          state <= st1;</pre>
        else
          state <= st2;</pre>
          count <= X"0";
      end if;
      when st2 =>
        if count < sec2 then
         state <= st2;</pre>
         count <= count + 1;</pre>
        else
          state <= st3;
          count <= X"0";
        end if;
      when st3 =>
        --if button_e = '1' then count <= count + 2; end if;
        if count < sec10 then
          count <= count + 1;</pre>
state <= st3;</pre>
        else
          state <= st4;
          count <= X"0";
        end if;
      when st4 =>
        --if button n = '1' then count <= count +2; end if;
        if (count < sec16) then
```

```
state <= st4;
          count <= count + 1;</pre>
        else
          state <= st5;
         count <= X"0";
        end if;
      when st5 =>
        if count < sec2 then
        state <= st5;
        count <= count + 1;</pre>
        else
         state <= st0;
         count <= X"0";
        end if;
      when others =>
         state <= stx;</pre>
      end case;
end if;
end process;
OUTPUT DECODE: process (state)
begin
case (state) is
-- R->G->Y
--RYG
when st0 => north_tl <= "100";
north_left <= "001";</pre>
```

```
east_tl <= "100";
east left <= "100";</pre>
north ped <= "100";
east ped <= "100";</pre>
when st1 => north tl <= "001";
north_left <= "010";</pre>
east tl <= "100";</pre>
east left <= "100";</pre>
north ped <= "100";
east ped <= "001";</pre>
when st2 =>
north tl <= "010";
north_left <= "100";</pre>
east tl <= "100";</pre>
east left <= "100";</pre>
north ped <= "100";
east ped <= "100";</pre>
when st3 =>
north tl <= "100";
north left <= "100";</pre>
east tl <= "100";</pre>
east_left <= "001";</pre>
north ped <= "100";
east ped <= "100";</pre>
when st4 \Rightarrow north tl \Leftarrow "100";
north left <= "100";</pre>
```

```
east tl <= "001";</pre>
east left <= "010";</pre>
north ped <= "001";
east ped <= "100";</pre>
when st5 => north tl <= "100";
north_left <= "100";</pre>
east tl <= "010";</pre>
east left<= "100";</pre>
north ped <= "100";
east ped <= "100";</pre>
when stx \Rightarrow north tl \Leftarrow "100";
north left <= "100";</pre>
east_tl <= "100";
east left <= "100";</pre>
north ped <= "001";
east ped <= "001";</pre>
when others => north tl <= "100";
north left <= "100";</pre>
east tl <= "100";
east left <= "100";</pre>
north ped <= "100";
east ped<= "100";</pre>
end case;
end process;
end Behavioral;
```

## **TEST**

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
entity TLC test is
end entity;
architecture tb of TLC test is
  signal
north tl,
east_tl,
north left,
east left,
north ped,
east ped: STD LOGIC Vector (2 downto 0);
  signal
--button n, button e,
emergency, clk, reset : STD_LOGIC;
begin
DUT : ENTITY work.traffic
PORT MAP (
north_tl=>north_tl,
east tl=>east tl,
north left=>north left,
east left=>east left,
north ped=>north ped,
east_ped=> east_ped,
```

```
--button n=> button n,
--button e=> button e,
emergency=> emergency,
clk=>clk, reset=>reset
  );
Clock : process
begin
clk <= '0';
wait for 10 ns;
clk <= '1';
wait for 10 ns;
end process;
stimulis : process
begin
report("Starting simulation");
reset <= '1'; wait for 10 ns; --reset to st0</pre>
-- one normal cycle = (100ns+160ns+20ns)*2*2 = 1120 ns (not accurate,
only an estimate)
emergency<= '0'; reset<='0'; wait for 1220 ns; -- a little more than</pre>
one normal cycle
emergency<= '1'; reset<='0';wait for 100 ns;</pre>
emergency<= '0'; reset<='1'; wait for 100 ns;</pre>
emergency<= '1'; reset<='1'; wait for 100 ns;</pre>
-- make sure to simulate for at least 1520 ns!!
```

```
--emergency <= '0'; reset <= '0'; button_n <= '1'; wait for 200 ns; --
st0 shorter or st1 longer

report("End simulation");
end process;
end architecture;</pre>
```

### SIMULATION WAVE BITMAPS

