6502 Microprocessor

Revision 1.02 by Bnu.

Most of the following information has been taking out of the "Commodore 64 Programmers Reference Manual" simply because it was available in electronic form and there appears to be no difference between this documentation and the 6502 documentation, they are both from the 6500 family after all. I've made changes and additions where appropriate.

In theory you should be able to use any code you can find for emulating the 6510 (the C64 processor).

THE REGISTERS INSIDE THE 6502 MICROPROCESSOR

Almost all calculations are done in the microprocessor. Registers are special pieces of memory in the processor which are used to carry out, and store information about calculations. The 6502 has the following registers:

THE ACCUMULATOR

This is THE most important register in the microprocessor. Various machine language instructions allow you to copy the contents of a memory location into the accumulator, copy the contents of the accumulator into a memory location, modify the contents of the accumulator or some other register directly, without affecting any memory. And the accumulator is the only register that has instructions for performing math.

THE X INDEX REGISTER

This is a very important register. There are instructions for nearly all of the transformations you can make to the accumulator. But there are other instructions for things that only the X register can do. Various machine language instructions allow you to copy the contents of a memory location into the X register, copy the contents of the X register into a memory location, and modify the contents of the X, or some other register directly.

THE Y INDEX REGISTER

This is a very important register. There are instructions for nearly all of the transformations you can make to the accumulator, and the X register. But there are other instructions for things that only the Y register can do. Various machine language instructions allow you to copy the contents of a memory location into the Y register, copy the contents of the Y register into a memory location, and modify the contents of the Y, or some other register directly.

THE STATUS REGISTER

This register consists of eight "flags" (a flag = something that indicates whether something has, or has not occurred). Bits of this register are altered depending on the result of arithmetic and logical operations. These bits are described below:

Bit No. 7 6 5 4 3 2 1 0 S V B D I Z C

- Bit0 C Carry flag: this holds the carry out of the most significant bit in any arithmetic operation. In subtraction operations however, this flag is cleared set to 0 if a borrow is required, set to 1 if no borrow is required. The carry flag is also used in shift and rotate logical operations.
- Bitl Z Zero flag: this is set to 1 when any arithmetic or logical operation produces a zero result, and is set to 0 if the result is non-zero.
- Bit 2 I: this is an interrupt enable/disable flag. If it is set, interrupts are disabled. If it is cleared, interrupts are enabled.
- Bit 3 D: this is the decimal mode status flag. When set, and an Add with Carry or Subtract with Carry instruction is executed, the source values are treated as valid BCD (Binary Coded Decimal, eg. 0x00-0x99 = 0-99) numbers. The result generated is also a BCD number.
- Bit 4 B: this is set when a software interrupt (BRK instruction) is executed.
- Bit 5: not used. Supposed to be logical 1 at all times.
- Bit 6 V Overflow flag: when an arithmetic operation produces a result too large to be represented in a byte, V is set.
- Bit 7 S Sign flag: this is set if the result of an operation is negative, cleared if positive.

The most commonly used flags are C, Z, V, S.

THE PROGRAM COUNTER

This contains the address of the current machine language instruction being executed. Since the operating system is always "RUN"ning in the Commodore VIC-20 (or, for that matter, any computer), the program counter is always changing. It could only be stopped by halting the microprocessor in some way.

THE STACK POINTER

This register contains the location of the first empty place on the stack. The stack is used for temporary storage by machine language programs, and by the computer.

ADDRESSING MODES

Instructions need operands to work on. There are various ways of indicating where the processor is to get these operands. The different methods used to do this are called addressing modes. The 6502 offers 11 modes, as described below.

Immediate

In this mode the operand's value is given in the instruction itself. In assembly language this is indicated by "#" before the operand. eg. LDA #\$0A - means "load the accumulator with the hex value 0A" In machine code different modes are indicated by different codes. So LDA would be translated into different codes depending on the addressing mode. In this mode, it is: \$A9 \$0A

2 & 3) Absolute and Zero-page Absolute

In these modes the operands address is given.

eg. LDA \$31F6 - (assembler)

\$AD \$31F6 - (machine code)

If the address is on zero page - i.e. any address where the high byte is 00 - only 1 byte is needed for the address. The processor automatically fills the 00 high byte.

eg. LDA \$F4

\$A5 \$F4

Note the different instruction codes for the different modes.

Note also that for 2 byte addresses, the low byte is store first, eg.

LDA \$31F6 is stored as three bytes in memory, \$AD \$F6 \$31.

Zero-page absolute is usually just called zero-page.

4) Implied

No operand addresses are required for this mode. They are implied by the instruction.

eg. TAX - (transfer accumulator contents to X-register)
\$AA

5) Accumulator

In this mode the instruction operates on data in the accumulator, so no operands are needed.

eg. LSR - logical bit shift right \$4A

6 & 7) Indexed and Zero-page Indexed

In these modes the address given is added to the value in either the X or Y index register to give the actual address of the operand.

eg. LDA \$31F6, Y \$D9 \$31F6

LDA \$31F6, X

\$DD \$31F6

Note that the different operation codes determine the index register used. In the zero-page version, you should note that the X and Y registers are not interchangeable. Most instructions which can be used with zero-page indexing do so with X only.

eg. LDA \$20, X \$B5 \$20

8) Indirect

This mode applies only to the JMP instruction - JuMP to new location. It is indicated by parenthesis around the operand. The operand is the address of the bytes whose value is the new location.

eq. JMP (\$215F)

Assume the following - byte value \$215F \$76 \$2160 \$30

This instruction takes the value of bytes \$215F, \$2160 and uses that as the address to jump to - i.e. \$3076 (remember that addresses are stored with low byte first).

9) Pre-indexed indirect

In this mode a zer0-page address is added to the contents of the X-register to give the address of the bytes holding the address of the operand. The indirection is indicated by parenthesis in assembly language.

eg. LDA (\$3E, X) \$A1 \$3E

Assume the following - byte value X-reg. \$05 \$0043 \$15 \$0044 \$24 \$2415 \$6E

Then the instruction is executed by:

- (i) adding \$3E and \$05 = \$0043
- (ii) getting address contained in bytes \$0043, \$0044 = \$2415
- (iii) loading contents of \$2415 i.e. \$6E into accumulator
- Note a) When adding the 1-byte address and the X-register, wrap around addition is used i.e. the sum is always a zero-page address. eg. FF + 2 = 0001 not 0101 as you might expect.

 DON'T FORGET THIS WHEN EMULATING THIS MODE.
 - b) Only the X register is used in this mode.

10) Post-indexed indirect

In this mode the contents of a zero-page address (and the following byte) give the indirect addressm which is added to the contents of the Y-register to yield the actual address of the operand. Again, inassembly language, the instruction is indicated by parenthesis.

eg. LDA (\$4C), Y

Note that the parenthesis are only around the 2nd byte of the instruction since it is the part that does the indirection.

```
Assume the following - byte value $004C $00 $004D $21 Y-reg. $05 $2105 $6D
```

Then the instruction above executes by:

- (i) getting the address in bytes \$4C, \$4D = \$2100
- (ii) adding the contents of the Y-register = \$2105
- (111) loading the contents of the byte \$2105 i.e. \$6D into the accumulator.

Note: only the Y-register is used in this mode.

11) Relative

This mode is used with Branch-on-Condition instructions. It is probably the mode you will use most often. A 1 byte value is added to the program counter, and the program continues execution from that address. The 1 byte number is treated as a signed number - i.e. if bit 7 is 1, the number given byt bits 0-6 is negative; if bit 7 is 0, the number is positive. This enables a branch displacement of up to 127 bytes in either direction.

```
eg bit no. 7 6 5 4 3 2 1 0 signed value unsigned value value 1 0 1 0 0 1 1 1 -39 $A7 value 0 0 1 0 0 1 1 1 +39 $27
```

Instruction example:

BEQ \$A7 \$F0 \$A7

ADC

This instruction will check the zero status bit. If it is set, 39 decimal will be subtracted from the program counter and execution continues from that address. If the zero status bit is not set, execution continues from the following instruction.

Notes: a) The program counter points to the start of the instruction after the branch instruction before the branch displacement is added. Remember to take this into account when calculating displacements.

- b) Branch-on-condition instructions work by checking the relevant status bits in the status register. Make sure that they have been set or unset as you want them. This is often done using a CMP instruction.
- c) If you find you need to branch further than 127 bytes, use the opposite branch-on-condition and a JMP.

+	 	 			
 			ALPHABETIC	SEQUENCE	
+ 	 	 			

Add Memory to Accumulator with Carry

```
AND
      "AND" Memory with Accumulator
      Shift Left One Bit (Memory or Accumulator)
ASL
BCC
      Branch on Carry Clear
      Branch on Carry Set
BCS
BEQ
     Branch on Result Zero
     Test Bits in Memory with Accumulator
BIT
      Branch on Result Minus
BMI
      Branch on Result not Zero
BNE
BPL
      Branch on Result Plus
     Force Break
BRK
BVC
      Branch on Overflow Clear
      Branch on Overflow Set
BVS
CLC
      Clear Carry Flag
CLD
      Clear Decimal Mode
CLI
      Clear interrupt Disable Bit
CLV
      Clear Overflow Flag
CMP
      Compare Memory and Accumulator
CPX
      Compare Memory and Index X
CPY
      Compare Memory and Index Y
DEC
      Decrement Memory by One
DEX
      Decrement Index X by One
DEY
      Decrement Index Y by One
      "Exclusive-Or" Memory with Accumulator
E0R
INC
      Increment Memory by One
     Increment Index X by One
INX
INY
     Increment Index Y by One
JMP
      Jump to New Location
```

MCS6502 MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

```
JSR
      Jump to New Location Saving Return Address
LDA
      Load Accumulator with Memory
LDX
      Load Index X with Memory
LDY
      Load Index Y with Memory
LSR
      Shift Right One Bit (Memory or Accumulator)
NOP
      No Operation
0RA
      "OR" Memory with Accumulator
PHA
      Push Accumulator on Stack
      Push Processor Status on Stack
PHP
PLA
      Pull Accumulator from Stack
PLP
      Pull Processor Status from Stack
R0L
      Rotate One Bit Left (Memory or Accumulator)
      Rotate One Bit Right (Memory or Accumulator)
R0R
RTI
      Return from Interrupt
RTS
      Return from Subroutine
```

Subtract Memory from Accumulator with Borrow

SBC

SEC	Set Carry Flag
SED	Set Decimal Mode
SEI	Set Interrupt Disable Status
STA	Store Accumulator in Memory
STX	Store Index X in Memory
STY	Store Index Y in Memory
TAX	Transfer Accumulator to Index X
TAY	Transfer Accumulator to Index Y
TSX	Transfer Stack Pointer to Index X
TXA	Transfer Index X to Accumulator
TXS	Transfer Index X to Stack Pointer
TYA	Transfer Index Y to Accumulator
	+

The following notation applies to this summary:

Α	Accumulator	EOR	Logical Exclusive Or
X, Y	Index Registers	fromS	Transfer from Stack
М	Memory	toS	Transfer to Stack
Р	Processor Status Register	->	Transfer to
S	Stack Pointer	<-	Transfer from
/	Change	V	Logical OR
_	No Change	PC	Program Counter
+	Add	PCH	Program Counter High
/\	Logical AND	PCL	Program Counter Low
-	Subtract	0PER	OPERAND
		#	IMMEDIATE ADDRESSING MODE

Note: At the top of each table is located in parentheses a reference number (Ref: XX) which directs the user to that Section in the MCS6500 Microcomputer Family Programming Manual in which the instruction is defined and discussed.

ADC Add memory to accumulator with carry ADC

Operation: A + M + C -> A, C N Z C I D V /// _ _/

(Ref: 2.2.1)

	,		(INCI.	2.2.1							
	Addressing Mode	Assemb	oly Language	Form	0P	CODE	No.	Bytes	No.	Cycles	- -
i	Immediate	ADC	#0per			69	İ	2		2	1
İ	Zero Page	ADC	0per			65	İ	2		3 j	
İ	Zero Page,X	ADC	Oper,X			75	Ì	2		4	
Ì	Absolute	ADC	0per			60	ĺ	3		4	
Ì	Absolute,X	ADC	Oper,X			7D	ĺ	3		4*	
Ĺ	Absolute,Y	ADC	Oper,Y	ĺ		79	ĺ	3		4*	

(Indirect),Y	ADC (Oper,X) ADC (Oper),Y	•	2	6 5*					
	oundary is crossed.	T	T						
AND	"AND" memory with ac	cumulator		AND					
<pre>Operation: A /\ M -> A</pre>									
(Ref: 2.2.3.0)									
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes						
Zero Page,X Absolute Absolute,X Absolute,Y (Indirect,X) (Indirect,Y)	AND #Oper AND Oper,X AND Oper,X AND Oper,X AND Oper,X AND Oper,Y AND (Oper,Y) AND (Oper,Y)		2 2 2 3 3 3 2 2	2 3 4 4 4 4 * 4* 6 5					
	Shift Left One Bit (Memo	ry or Accu	mulator)	ASL					
Operation: C <-			N Z C I ///_						
+	(Nei. 10.2		+	++					
+	Assembly Language Form	+	+	++					
Accumulator Zero Page Zero Page,X Absolute Absolute, X	ASL A ASL Oper ASL Oper,X ASL Oper ASL Oper ASL Oper	0A 06 16 0E 1E	1 2 2 3 3	2 5 6 6 7					
BCC Operation: Branch	BCC Branch on Car	rry Clear	N Z C I 	BCC D V 					
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles					
Relative	BCC Oper	90	2	2*					
* Add 1 if branch	occurs to same page. occurs to different pag								
BCS	BCS Branch on ca	rry set		BCS					
Operation: Branch			N Z C I	D V					
+	(Ref: 4.1.1.			+					
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles					
· ·	BCS Oper	-	2	•					

* Add 1 if branch occurs to same page. * Add 2 if branch occurs to next page.	+	+		+	·
BEQ Branch on resur- Operation: Branch on Z = 1		N	Z C I	D V	BEQ
(Ref: 4.1.1.	5)			. – –	
Addressing Mode Assembly Language Form	OP CODE	No.	Bytes	No.	Cycles
Relative BEQ Oper	F0	1	2		2*
* Add 1 if branch occurs to same page. * Add 2 if branch occurs to next page.	+	+		+	+
BIT Test bits in memory w	ith accumu	ılator	-		BIT
Operation: A $/\setminus$ M, M7 -> N, M6 -> V					
Bit 6 and 7 are transferred to the status If the result of A $/\$ M is zero then Z = $Z = 0$					
(Ref: 4.2.1.:		_			_
Addressing Mode Assembly Language Form	OP CODE	No.	Bytes	No.	Cycles
Zero Page BIT Oper Absolute BIT Oper	24	1	2		3
+	+	+		+	+
BMI Branch on resu	lt minus				ВМІ
BMI Branch on resur Operation: Branch on N = 1	lt minus	N	Z C I	D V	BMI
Operation: Branch on N = 1 (Ref: 4.1.1.)	1)	_			
Operation: Branch on N = 1 (Ref: 4.1.1.: +	1) + OP CODE	+ No.	 Bytes	 + No.	+ Cycles
Operation: Branch on N = 1 (Ref: 4.1.1.) Addressing Mode Assembly Language Form Relative BMI Oper	1) + OP CODE +	+ No. +	Bytes	 + No. +	+ Cycles + 2*
Operation: Branch on N = 1 (Ref: 4.1.1.) Addressing Mode Assembly Language Form	1) + OP CODE + 30 +	+ No. +	Bytes	 + No. +	+ Cycles + 2*
Operation: Branch on N = 1 (Ref: 4.1.1.1) Addressing Mode Assembly Language Form Relative BMI Oper Add 1 if branch occurs to same page.	1) + OP CODE + 30 +	+ No. +	Bytes	 + No. +	+ Cycles + 2*
Operation: Branch on N = 1 (Ref: 4.1.1.) Addressing Mode Assembly Language Form Relative BMI Oper Add 1 if branch occurs to same page. Add 1 if branch occurs to different page	1) + OP CODE + 30 +	+ No. +	Bytes	 + No. + 	+ Cycles + 2* +
Operation: Branch on N = 1 (Ref: 4.1.1.2) Addressing Mode Assembly Language Form Helative BMI Oper Add 1 if branch occurs to same page. Add 1 if branch occurs to different page BNE BNE Branch on result Operation: Branch on Z = 0 (Ref: 4.1.1.6)	1) +	+ No. + +	Bytes 2 Z C I	 No. 	+ Cycles + 2* + BNE
Operation: Branch on N = 1 (Ref: 4.1.1.2) Addressing Mode Assembly Language Form Relative BMI Oper * Add 1 if branch occurs to same page. * Add 1 if branch occurs to different page BNE BNE Branch on result Operation: Branch on Z = 0 (Ref: 4.1.1.6) Addressing Mode Assembly Language Form	1) +	No . N	Bytes Z C I Bytes	 No. + + D V No.	+ Cycles + 2* + BNE
Operation: Branch on N = 1 (Ref: 4.1.1.2) Addressing Mode Assembly Language Form Add 1 if branch occurs to same page. Add 1 if branch occurs to different page BNE BNE Branch on result Operation: Branch on Z = 0 (Ref: 4.1.1.6) Addressing Mode Assembly Language Form Relative BMI Oper	1) + OP CODE + 30 + e. t not zero 6) + OP CODE + D0	+ No. + + No. +	Z C I		+ Cycles + 2* + Cycles + 2*
Operation: Branch on N = 1 (Ref: 4.1.1.2) Addressing Mode Assembly Language Form Relative BMI Oper * Add 1 if branch occurs to same page. * Add 1 if branch occurs to different page BNE BNE Branch on result Operation: Branch on Z = 0 (Ref: 4.1.1.6) Addressing Mode Assembly Language Form	1) + OP CODE + 30 + e. t not zero 6) + OP CODE + D0 +	+ No. + + No. +	Z C I		+ Cycles + 2* + Cycles + 2*
Operation: Branch on N = 1 (Ref: 4.1.1.2) Addressing Mode Assembly Language Form Relative BMI Oper * Add 1 if branch occurs to same page. * Add 1 if branch occurs to different page BNE BNE Branch on result Operation: Branch on Z = 0 (Ref: 4.1.1.6) Addressing Mode Assembly Language Form Add 1 if branch occurs to same page.	1) + OP CODE + 30 + e. t not zero 6) + OP CODE + D0 +	+ No. + + No. +	Z C I		+ Cycles + 2* + Cycles + 2*

(Ref: 4.1.1.2)
++ Addressing Mode Assembly Language Form OP CODE No. Bytes No. Cycles +
Relative
* Add 1 if branch occurs to same page. * Add 2 if branch occurs to different page.
BRK BRK Force Break BRK
Operation: Forced Interrupt PC + 2 toS P toS N Z C I D V
(Ref: 9.11)
Addressing Mode Assembly Language Form OP CODE No. Bytes No. Cycles
Implied BRK 00 1 7
1. A BRK command cannot be masked by setting I.
BVC Branch on overflow clear BVC
Operation: Branch on $V = 0$ N Z C I D V
(Ref: 4.1.1.8)
++ Addressing Mode Assembly Language Form OP CODE No. Bytes No. Cycles
++ Relative BVC Oper 50 2 2* ++
* Add 1 if branch occurs to same page. * Add 2 if branch occurs to different page.
BVS Branch on overflow set BVS
Operation: Branch on V = 1 N Z C I D V
(Ref: 4.1.1.7)
Addressing Mode Assembly Language Form OP CODE No. Bytes No. Cycles
++ Relative BVS Oper 70 2 2* ++++
* Add 1 if branch occurs to same page. * Add 2 if branch occurs to different page.
CLC Clear carry flag CLC
Operation: 0 -> C N Z C I D V
(Ref: 3.0.2)
Addressing Mode Assembly Language Form OP CODE No. Bytes No. Cycles
Implied

Operation: 0 -> [)		NACI	_			
	(Ref: 3.3.2)		Θ _			
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles			
Implied	 CLD	l D8	l 1	1 2 1			
+		+	+	++			
CLI	CLI Clear interrupt	disable bi	t	CLI			
Operation: 0 -> I			NZCI				
	(Ref: 3.2.2)	0				
		+					
+	Assembly Language Form	+	+	++			
Implied	CLI	58 +	1 +	2			
		•					
CLV	CLV Clear overfl	ow flag		CLV			
Operation: 0 -> V			NZCI				
	(Ref: 3.6.1)		_ 0			
	 Assembly Language Form						
		+	+				
Impereu	CLV	. 50	! *	1 4 1			
÷÷							
T				++			
СМР	CMP Compare memory and			СМР			
			or N Z C I	CMP D V			
CMP Operation: A - M	CMP Compare memory and (Ref: 4.2.1	accumulat	or N Z C I ///_	CMP D V			
CMP Operation: A - M	CMP Compare memory and	accumulat	or N Z C I ///_	CMP D V+			
CMP Operation: A - M	CMP Compare memory and (Ref: 4.2.1	accumulat	N Z C I ///_ + No. Bytes +	CMP D V ++ No. Cycles ++ 2			
CMP Operation: A - M +	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper) +	N Z C I ///_ +	CMP D V No. Cycles			
CMP Operation: A - M +	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X) +	N Z C I ///_ +	CMP D V No. Cycles			
CMP Operation: A - M +	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper) +	N Z C I ///_ +	CMP D V No. Cycles			
CMP Operation: A - M +	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X CMP Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X	accumulat	N Z C I ///_ +	CMP D V No. Cycles			
CMP Operation: A - M +	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X CMP Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X	accumulat	N Z C I ///_ +	CMP D V ++ No. Cycles ++ 2 3 4 4 4 4 * 4* 4* 6			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,Y CMP (Oper,X) CMP (Oper),Y	accumulat	N Z C I ///_ +	CMP D V No. Cycles			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X CMP Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X	accumulat	N Z C I ///_ +	CMP D V ++ No. Cycles ++ 2 3 4 4 4 4 * 4* 4* 6			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	CMP Compare memory and (Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,Y CMP (Oper,X) CMP (Oper),Y	accumulate) + OP CODE + C9 C5 D5 DD DD DD	N Z C I /// _ No. Bytes	CMP D V No. Cycles			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page,X Absolute Absolute,X Indirect,X Indirect,X Indirect,X Absolute,Y Absolut	(Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper, X CMP Oper, X CMP Oper, X CMP Oper, X CMP Oper, X CMP (Oper, X) CMP (Oper, Y) CMP (Oper), Y CMP (Oper), Y Cundary is crossed. CPX Compare Memory a) + OP CODE + C9 C5 D5 DD DD D9 C1 D1 +	N Z C I /// _ +	CMP D V ++ No. Cycles ++ 2			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Indirect	(Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper CMP Oper CMP Oper,X CMP Oper CMP Oper,X CMP Oper,X CMP (Oper,X) CMP (Oper,Y) CMP (Oper),Y CMP (Oper),Y COUNDARY is crossed. CPX Compare Memory a) + OP CODE + C9 C5 D5 CD DD D9 C1 D1 +	N Z C I / / / _ +	CMP D V ++ No. Cycles ++ 2			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Indirect	(Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,Y CMP (Oper,Y) CMP (Oper,Y) CMP (Oper),Y Dundary is crossed. CPX Compare Memory a (Ref: 7.8)) + OP CODE + C9 C5 D5 CD DD D9 C1 D1 +	N Z C I / / / _ +	CMP D V ++ No. Cycles ++ 2			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Indirect	(Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper, X CMP Oper, X CMP Oper, X CMP Oper, Y CMP (Oper, X) CMP (Oper, Y) CMP (Oper, X) CMP (Oper), Y Dundary is crossed. (Ref: 7.8) Assembly Language Form CPX *Oper	accumulate) + OP CODE + C9 C5 D5 CD DD D9 C1 D1 + nd Index X	N Z C I / / / _ +	CMP D V No. Cycles ++ 2			
CMP Operation: A - M Addressing Mode Immediate Zero Page Zero Page, X Absolute Absolute, X Indirect	(Ref: 4.2.1 Assembly Language Form CMP #Oper CMP Oper CMP Oper,X CMP Oper,X CMP Oper,X CMP Oper,Y CMP (Oper,Y) CMP (Oper,Y) CMP (Oper),Y Dundary is crossed. CPX Compare Memory a (Ref: 7.8)	accumulate) + OP CODE + C9 C5 D5 DD D9 C1 D1 + nd Index X	N Z C I / / / _ +	CMP D V No. Cycles ++ 2			

CPY	CPY Compare memory a	nd index Y	, NZCI	CPY D V
Operation: Y - M	(Ref: 7.9)		///_	
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles
Immediate Zero Page Absolute	CPY *Oper	C0 C4 CC	2 2 3	2 3 4
DEC	DEC Decrement memor	y by one		DEC
Operation: M - 1			N Z C I //	= -
+	(Ref: 10.7		+	++
Addressing Mode	Assembly Language Form	•		
Absolute	DEC Oper DEC Oper.X	C6 D6 CE DE	2 2	5 6 6
DEX	DEX Decrement index	•	+	+
Operation: X - 1	-> X		N Z C I	= -
	(Ref: 7.6)			
	Assembly Language Form	OP CODE	No. Bytes	
Implied	DEX	CA	1	2
DEY	DEY Decrement index	Y by one		DEY
Operation: X - 1			N Z C I //	
+	(Ref: 7.7)		+	++
	Assembly Language Form			
Implied	DEY	88	1	2
EOR EOF	R "Exclusive-Or" memory	with accum	nulator	EOR

(Ref: 2.2.3.2)

+		+			+			+		+		-+
!	Addressing	Mode	Assembly	Language	Form	0P	CODE	No.	Bytes	No.	Cycle	s
+	Immediate Zero Page Zero Page, Absolute	X	EOR #0 EOR Op EOR Op EOR Op	er er,X	 		49 45 55 40	 	2 2 2 2 3	+ 	2 3 4 4	-+

(Indirect,X)	EOR Oper,X EOR Oper,Y EOR (Oper,X) EOR (Oper),Y	5D 59 41 51	3 3 2 2	4* 4* 6 5*	
* Add 1 if page bo	oundary is crossed.	•	•		1
INC	INC Increment mem	ory by one	NZCI	INC	-
Operation: M + 1	(Ref: 10.		/ /	- -	
	Assembly Language For	m OP CODE	No. Bytes		
Absolute Absolute,X	INC Oper INC Oper,X INC Oper INC Oper,X	E6 F6 EE FE	2 2 3 3	+	+ -
INX	INX Increment Ind	ex X by one		IN>	<
Operation: X + 1	(Ref: 7.4	•	N Z C I //		
Addressing Mode	Assembly Language For	m OP CODE	No. Bytes	No. Cycles	
Implied		E8	1] 2	
INY	INY Increment Ind	ex Y by one		INY	,
Operation: X + 1	(Ref: 7.5		N Z C I //		
+		-+ m OP CODE	/ / +	+	ŀ
+	(Ref: 7.5 Assembly Language For	-+	/ / + No. Bytes +	+	ŀ
+	(Ref: 7.5 Assembly Language For	-+	// + No. Bytes + 1 +	+	+ -
+	(Ref: 7.5) Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8.	-+	/ / +	+	+ - - -
+	(Ref: 7.5 Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8.	-+	/ / +	+	+ - -
+	(Ref: 7.5 Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8.	-+		+	+ - - - - -
Addressing Mode Timplied Head (Ref: 7.5 Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8.) Assembly Language For JMP Oper JMP (Oper)	-+	/ /	+	+	
Addressing Mode Implied Implied PC + Addressing Mode Addressing Mode Indirect JSR JSR J	(Ref: 7.5 Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8. Assembly Language For JMP Oper JMP (Oper) Jump to new location sa 2 toS, (PC + 1) -> PCL (PC + 2) -> PCH (Ref: 8.1	-+	/ / No. Bytes	H	+ + +
Addressing Mode +	(Ref: 7.5 Assembly Language For INY JMP Jump to new 1) -> PCL 2) -> PCH (Ref: 4.0. (Ref: 9.8. Assembly Language For JMP Oper JMP (Oper) Jump to new location sa 2 toS, (PC + 1) -> PCL (PC + 2) -> PCH	-+	/ / + No. Bytes + 1 + No. Bytes + No. Bytes + 3 3 + Address N Z C I No. Bytes + No. Bytes +	No. Cycles	+ + + + + + + + + +

+-----+

LDA Load accumulator with memory

NZCIDV

(Ref: 2.1.1)

//____

+	+			+			+		+		+
Add	dressing Mode	Assemb	oly Language	Form	0P	CODE	No.	Bytes	No.	Cycles	1
1 -	mmediate		#0per			A9		2		2	
Ze	ero Page	LDA	0per			A5		2		3	
Ze	ero Page,X	LDA	Oper,X	- 1		B5		2		4	
į Al	osolute	LDA	0per	ĺ		AD	ĺ	3	ĺ	4	Ì
Al	osolute,X	LDA	Oper,X	- 1		BD		3		4*	
į Al	osolute,Y	LDA	Oper,Y	ĺ		B9	ĺ	3	ĺ	4*	Ì
j (:	Indirect,X)	LDA	(Oper,X)	ĺ		A1	Ì	2	İ	6	İ
į (:	Indirect),Y	LDA	(Oper),Y	j		B1	İ	2	İ	5*	İ
+	+			+			+		+		+

^{*} Add 1 if page boundary is crossed.

LDX Load index X with memory

LDX

LDA

Operation: M -> X

I DY

Operation: M -> A

N Z C I D V

(Ref: 7.0)

Addressing Mode	Assembly Language	Form OP	CODE	+ No. +	Bytes	No.	Cycles
Immediate Zero Page Zero Page,Y Absolute Absolute,Y	LDX #0per LDX Oper LDX Oper,Y LDX Oper LDX Oper,Y		A2 A6 B6 AE BE	 	2 2 2 3 3		2 3 4 4 4*

^{*} Add 1 when page boundary is crossed.

LDY Load index Y with memory

LDY

(Ref: 7.1)

+	+	+	+	++
Addressing Mode	Assembly Language	Form OP CODE	No. Bytes	No. Cycles
Immediate Zero Page Zero Page,X Absolute Absolute,X	LDY #Oper LDY Oper LDY Oper,X LDY Oper LDY Oper	A0 A4 B4 AC BC	2 2 2 3 3	2 3 4 4 4*
+	+	+	+	+

^{*} Add 1 when page boundary is crossed.

LSR LSR Shift right one bit (memory or accumulator) LSR

Absolute Absolute,X	LSR A LSR Oper LSR Oper,X LSR Oper LSR Oper,X	j	4A 46 56 4E 5E	 	1 2 2 3 3	 	2 5 6 6 7	
NOP	NOP No	operation						NOP
Operation: No Ope	eration (2 cycles)			N _	Z C I	D V 		
+	Assembly Languag	je Form OF	CODE	No.	Bytes	No.	Cycl	es
Implied	NOP	İ	EA	İ	1		2	i
ORA	ORA "OR" memory	v with accu	ımulato	r				0RA
Operation: A V M					Z C I			
+	(Ref:			+		+		+
Addressing Mode	Assembly Languag							
Immediate Zero Page Zero Page,X Absolute	ORA #Oper ORA Oper ORA Oper,X ORA Oper		09 05 15 0D	İ	2 2 2 3	 	2 3 4 4	
Absolute,X Absolute,Y (Indirect,X) (Indirect),Y	ORA Oper,X ORA Oper,Y ORA (Oper,X) ORA (Oper),Y	ĺ	10 19 01 11	 	3 3 2 2	 	4* 4* 6 5	
* Add 1 on page cr	ossing							
РНА	PHA Push accu	ımulator or	ı stack					РНА
Operation: A toS				N	Z C I	D V		
	(Ref	: 8.5)		-				
+		je Form OF	CODE	No.	Bytes	No.	Cycl	es
Implied		1	48	l	1	I	3	
PHP	PHP Push proces							PHP
Operation: P toS				N	Z C I	D V		
		: 8.11)						
Addressing Mode		je Form OF	CODE	No.	Bytes	No.	Cycl	es
+	PHP		08		1	l	3	
+				+		+		+

Operation: A fromS NZCIDV _ _ _ _ _ _ (Ref: 8.6) +-----| Addressing Mode| Assembly Language Form| OP CODE |No. Bytes|No. Cycles| +-----+ +----+ PI P PLP Pull processor status from stack PI A NZCIDV Operation: P fromS From Stack (Ref: 8.12) +-----+ | Addressing Mode| Assembly Language Form| OP CODE |No. Bytes|No. Cycles| +-----+ R0I ROL Rotate one bit left (memory or accumulator) R0I M or A +-+-+-+-+-+-+ +-< |7|6|5|4|3|2|1|0| <- |C| <-+ N Z C I D V // / _ _ _ Operation: (Ref: 10.3) +----+ | Addressing Mode| Assembly Language Form| OP CODE | No. Bytes | No. Cycles | R0R ROR Rotate one bit right (memory or accumulator) R₀R +-+ +-+-+-+-+-+ +-> |C| -> |7|6|5|4|3|2|1|0| >-+ +-+ +-+-+-+-+-+ NZCIDV Operation: ///___ (Ref: 10.4) +-----| Addressing Mode| Assembly Language Form| OP CODE |No. Bytes|No. Cycles| 66 | 2 5 6

Note: ROR instruction is available on MCS650X microprocessors after June, 1976.

RTI

Operation: P from		(Ref: 9.6)			From S			
+ Addressing Mode	Assembly L	_anguage Form	OP CODE	No.	Bytes	No.	Cycle	es
Implied	RTI	I	4D		1	l	6	- 1
RTS Operation: PC fro	RTS Re	eturn from sub			Z C I			RTS
+	+	(Ref: 8.2)		+		+		+
Addressing Mode								
Implied	RTS	 	60	+	1	 +	6	 +
SBC SBC S	-	mory from accu	ımulator w	N	borrow Z C I //_	D V	:	SBC
Note:C = Borrow					_			+
Addressing Mode	Assembly L	-	OP CODE	No.	Bytes	No.	Cycle	es
•	SBC #0pe SBC Ope SBC Ope SBC Ope SBC Ope SBC Ope SBC (Ope	er r,X r,X r,X r,Y er,X)	E9 E5		2 2 2 3 3 3 2 2	 	2 3 4 4 4* 4* 6 5	+
* Add 1 when page	boundary is	-		•				
SEC	SE	EC Set carry f	·lag				9	SEC
Operation: 1 -> 0	Ĉ			N	ZCI	D V		
		(Ref: 3.0.1)			_ 1 _			
Addressing Mode	Assembly L	_anguage Form	OP CODE	No.	Bytes	No.	Cycle	es
Implied	l SEC	I	38	1	1	I	2	- 1
SED Operation: 1 -> [SEC	O Set decimal (Ref: 3.3.1)	mode	N -	Z C I	D V 1 _	!	SED
Addressing Mode	Assembly L	Language Form	OP CODE	No.	Bytes	No.	Cycle	es
	SED	I	F8	1	1	I	2	- 1
	,			,				- 7

SEI

Operation: 1 -> 1	(Ref: 3.2.1)	1	
Addressing Mode	Assembly Language Form	OP CODE	No. Bytes	No. Cycles
Implied		78	1	
+	·	+	+	++
STA	STA Store accumulato	r in memor	у	STA
Operation: A -> N	1		NZCI	D V
	(Ref: 2.1.2			
	Assembly Language Form	OP CODE	No. Bytes	No. Cycles
Zero Page Zero Page,X	•	85 95	2 2	3 4
Absolute	STA Oper	8D	3	4
Absolute,X	STA Oper,X STA Oper, Y STA (Oper,X)	j 9D	j 3	j 5 j
Absolute,Y	STA Oper, Y	99 81	3 2	5
(Indirect,\)	STA (Oper),Y	01	1 2	6 6
	h		, +	
STX	STX Store index X	in memory		STX
Operation: X -> M			NZCI	D V
	(Ref: 7.2)			
Addressing Mode	+ Assembly Language Form	+ OP CODE	No. Bytes	No. Cycles
•		•		
Zero Page Zero Page,Y		•	2 2] 3
Absolute		8E	3	4
+	+	+	+	++
STY	STY Store index Y	in memorv		STY
	orr otore index r	c		
Operation: Y -> M			NZCI	D V
	(Ref: 7.3)	1		
	Assembly Language Form			
Zero Page	STY Oper	84	2	3
Zero Page,X	STY Oper,X		2 3	4
Absolute +	STY Oper 	8C +	1	4 ++
TAX	TAX Transfer accumulat	or to inde	x X	TAX
Operation: A -> >	(NZCI	
	(Ref: 7.11)	//	
	+	+		
+	Assembly Language Form	+	_{NO.} bytes +	NO. Cycles ++
Implied	TAX		1 +	2
·				1

TAY	TAY Trans	sfer accum	ulato	r to	o inde	хҮ				TAY
Operation: A -> Y	,						Z C I			
		(Ref:	7.13)				/			
++ Addressing Mode	Assembly	Language	Form	0P	CODE	No.	Bytes	No.	Cycl	es
++ Implied ++						•		•		
++			+			+		+		+
TSX T	SX Transfe	er stack p	ointe	r to	inde	×Χ				TSX
Operation: S -> X	,						ZCI			
++		(Ref:	8.9)				/			
Addressing Mode	Assembly	Language	Form	0P	CODE	No.	Bytes	No.	Cycl	es
Implied						•		•		
TXA		sfer index								TXA
Operation: X -> A		THE THE	. A CO	ucc	Juliu Cu	N	Z C I			IAA
+		(Ref:								+
Addressing Mode		Language	Form	0P	CODE	No.	Bytes	No.	Cycl	es
Implied	TXA		- 1		8A	1	1	I	2	- 1
TXS T	XS Transfe	er index X	to s	tack	k poin	ter				TXS
Operation: X -> S							Z C I	D V		
++		(Ref:				_ +		 +		+
Addressing Mode	Assembly	Language	Form	0P	CODE	No. +	Bytes	No.	Cycl	es +
Implied ++			+		9A 	 +	1	 +	2	 +
TYA	TYA Trans	sfer index	Y to	aco	cumula	tor				TYA
Operation: Y -> A	.					N	Z C I	D V		
		(Ref:					/			
++ Addressing Mode										
++ Implied	TYA		i		98	i	1	i İ	2	+
÷÷			+			+		+		+
INSTRUCTION ADDR							MES			

| (in clock cycles)

	С	D	L	C	S	Q	Т	Ι	Е	L	K	С	S	C
Accumulator			2											
Immediate	2	2												
Zero Page	3	3	5				3							
Zero Page,X	4	4	6											
Zero Page,Y														
Absolute	4	4	6				4							
Absolute,X	4*	4*	7											
Absolute,Y	4*	4*												
Implied														2
Relative				2**	2**	2**		2**	2**	2**	7	2**	2**	
(Indirect,X)	6	6												
(Indirect),Y	5*	5*												
Abs. Indirect														
+														
	С	С	С	С	С	C	D	D	D	Е	Ι	Ι	Ι	J
	•	-	-	-		_								
	L	L	L	M	Р	Р	Е	Е	Е	0	N	N	N	M
	_	-	-	-		_		E X	E Y		N C			
Accumulator	L	L	L	M P	P X	P Y	Е			0 R		N	N	M
Immediate	L	L	L	M P	P X	P Y	E C			0 R	C .	N	N	M
Immediate Zero Page	L	L	L	M P	P X	P Y	E C			0 R 2 3	C 5	N	N	M
Immediate Zero Page Zero Page,X	L	L	L	M P	P X	P Y	E C			0 R	C .	N	N	M
Immediate Zero Page Zero Page,X Zero Page,Y	L	L	L	M P 2 3 4	P X	P Y 2 3	E C 5 6			0 R 2 3 4	C	N	N	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute	L	L	L	M P 2 3 4	P X	P Y	E C 6			0 R 2 3 4	C	N	N	M
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X	L	L	L	M P 2 3 4 4 4*	P X	P Y 2 3	E C 5 6			0 R 2 3 4 4 4 4*	C	N	N	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y	L D	L I	L V	M P 2 3 4	P X	P Y 2 3	E C 6	X	Y	0 R 2 3 4	C	N X	N Y	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y Implied	L D	L I	L V	M P 2 3 4 4 4*	P X	P Y 2 3	E C 6			0 R 2 3 4 4 4 4*	C	N	N	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y	L D	L I	L V	M P 2 3 4 4 4*	P X	P Y 2 3	E C 6	X	Y	0 R 2 3 4 4 4 4*	C	N X	N Y	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y Implied Relative (Indirect,X)	L D	L I	L V	M P . 2 3 4 . 4 4* 4* 6	P X	P Y 2 3	E C 6	X	Y	0 R 2 3 4 4 4* 4*	C	N X	N Y	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y Implied Relative (Indirect,X) (Indirect),Y	L D	L I	L V	M P 2 3 4 4 4* 4*	P X	P Y 2 3	E C 6	X	Y	0 R 2 3 4 4 4* 4*	C	N X	N Y	M P
Immediate Zero Page Zero Page,X Zero Page,Y Absolute Absolute,X Absolute,Y Implied Relative (Indirect,X)	L D	L I	L V	M P . 2 3 4 . 4 4* 4* 6	P X	P Y 2 3	E C 6	X	Y	0 R 2 3 4 4 4* 4*	C	N X	N Y	M P

INSTRUCTION ADDRESSING MODES AND RELATED EXECUTION TIMES (in clock cycles)

	J	L	L	L	L	N	0	P	P	P	P	R	R	R	
	S R	D A	D X	D Y	S R	0 P	R A	H A	H P	L A	L P	0 L	0 R	T I	
Accumulator I	ĸ	А	^	Ĭ	2	Р	А	А	Р	А	Р	2	2	1	
Immediate	•	2	2	2		•	2	•	•	•	•			•	
Zero Page	•	3	3	3	5	•	3	•	•	•	•	5	5	•	
Zero Page,X	•	4	5	4	6	•	4	•	•	•	•	6	6	•	
Zero Page, Y	•		4	-		•		•	•	•	•			•	
Absolute	6	4	4	4	6	•	4	•	•	•	•	6	6	:	
Absolute,X		4*	Ċ	4*	7		4*		·			7	7		
Absolute,Y	·	4*	4*	·			4*			·					
Implied						2		3	3	4	4			6	
Relative															
(Indirect,X)		6					6								
(Indirect),Y		5*					5*								
Abs. Indirect															
+	R	 S		 S		 S	 S		 Т	т	 T	 T	· T	 Т	
	T	В	E	E	E	T	T	T	A	A	S	X	X	Ϋ́	
	Ś	C	Ċ	D	Ī	Ä	X	Ϋ́	X	Ϋ́	X	A	S	Ä	
Accumulator				D	_			-	^	'	^	^			
Immediate	•	2	•	•		-	•	•	•	•	•			•	
Zero Page	·	3	:	:		3	3	3	:	:				÷	

^{*} Add one cycle if indexing across page boundary** Add one cycle if branch is taken, Add one additional if branching operation crosses page boundary

Zero Page,X		4				4		4						
Zero Page,Y							4							
Absolute		4				4	4	4						
Absolute,X		4*				5								
Absolute,Y		4*				5								
Implied	6		2	2	2				2	2	2	2	2	2
Relative														
(Indirect,X)		6				6								
(Indirect),Y		5*				6								
Abs. Indirect														
+														

- * Add one cycle if indexing across page boundary

 ** Add one cycle if branch is taken, Add one additional if branching operation crosses page boundary

00 - BRK	20 - JSR
01 - ORA - (Indirect,X)	21 - AND - (Indirect,X)
02 - Future Expansion	22 - Future Expansion
03 - Future Expansion	
	23 - Future Expansion
04 - Future Expansion	24 - BIT - Zero Page
05 - ORA - Zero Page	25 - AND - Zero Page
06 - ASL - Zero Page	26 - ROL - Zero Page
07 - Future Expansion	27 - Future Expansion
08 - PHP	28 - PLP
09 - ORA - Immediate	29 - AND - Immediate
0A - ASL - Accumulator	2A - ROL - Accumulator
0B - Future Expansion	2B - Future Expansion
OC - Future Expansion	2C - BIT - Absolute
OD - ORA - Absolute	2D - AND - Absolute
0E - ASL - Absolute	2E - ROL - Absolute
OF - Future Expansion	2F - Future Expansion
10 - BPL	30 - BMI
11 - ORA - (Indirect),Y	31 - AND - (Indirect),Y
12 - Future Expansion	32 - Future Expansion
13 - Future Expansion	33 - Future Expansion
13 - Future Expansion	
14 - Future Expansion	34 - Future Expansion
15 - ORA - Zero Page,X	35 - AND - Zero Page,X
16 - ASL - Zero Page,X	36 - ROL - Zero Page,X
17 - Future Expansion	37 - Future Expansion
18 - CLC	38 - SEC
19 - ORA - Absolute,Y	39 - AND - Absolute,Y
1A - Future Expansion	3A - Future Expansion
1B - Future Expansion	3B - Future Expansion
1C - Future Expansion	3C - Future Expansion
1D - ORA - Absolute,X	3D - AND - Absolute,X
1E - ASL - Absolute,X	3E - ROL - Absolute,X
1F - Future Expansion	3F - Future Expansion
II Tuture Expansion	Ji ratare Expansion
40 - RTI	60 - RTS
41 - EOR - (Indirect,X)	61 - ADC - (Indirect,X)
42 - Future Expansion	62 - Future Expansion
43 - Future Expansion	63 - Future Expansion
44 - Future Expansion	64 - Future Expansion
45 - EOR - Zero Page	65 - ADC - Zero Page
46 - LSR - Zero Page	66 - ROR - Zero Page
47 - Future Expansion	67 - Future Expansion
48 - PHA	68 - PLA
49 - EOR - Immediate	69 - ADC - Immediate
4A - LSR - Accumulator	6A - ROR - Accumulator
4B - Future Expansion	6B - Future Expansion
4C - JMP - Absolute	6C - JMP - Indirect
4D - EOR - Absolute	6D - ADC - Absolute
4E - LSR - Absolute	6E - ROR - Absolute
	JE NOW MODULE

```
4F - Future Expansion
                                  6F - Future Expansion
50 - BVC
                                  70 - BVS
51 - EOR - (Indirect),Y
                                  71 - ADC - (Indirect), Y
52 - Future Expansion
                                  72 - Future Expansion
                                  73 - Future Expansion
53 - Future Expansion
54 - Future Expansion
                                  74 - Future Expansion
55 - EOR - Zero Page,X
                                  75 - ADC - Zero Page,X
56 - LSR - Zero Page,X
                                  76 - ROR - Zero Page, X
57 - Future Expansion
                                  77 - Future Expansion
58 - CLI
                                  78 - SEI
59 - EOR - Absolute,Y
                                  79 - ADC - Absolute,Y
5A - Future Expansion
                                  7A - Future Expansion
                                  7B - Future Expansion7C - Future Expansion
5B - Future Expansion
5C - Future Expansion
                                  7D - ADC - Absolute,X
7E - ROR - Absolute,X
5D - EOR - Absolute,X
5E - LSR - Absolute,X
                                  7F - Future Expansion
5F - Future Expansion
80 - Future Expansion
                                  A0 - LDY - Immediate
                                  A1 - LDA - (Indirect,X)
81 - STA - (Indirect,X)
82 - Future Expansion
                                  A2 - LDX - Immediate
                               A3 - Future Expansion
A4 - LDY - Zero Page
A5 - LDA - Zero Page
A6 - LDX - Zero Page
83 - Future Expansion
84 - STY - Zero Page
85 - STA - Zero Page
86 - STX - Zero Page
                                  A7 - Future Expansion
87 - Future Expansion
88 - DEY
                                  A8 - TAY
89 - Future Expansion
                                  A9 - LDA - Immediate
8A - TXA
                                  AA - TAX
8B - Future Expansion
                                  AB - Future Expansion
8C - STY - Absolute
                                  AC - LDY - Absolute
8D - STA - Absolute
                                 AD - LDA - Absolute
8E - STX - Absolute
                                  AE - LDX - Absolute
8F - Future Expansion
                                  AF - Future Expansion
90 - BCC
                                  BO - BCS
91 - STA - (Indirect),Y
                                  B1 - LDA - (Indirect),Y
92 - Future Expansion
                                  B2 - Future Expansion
93 - Future Expansion
                                  B3 - Future Expansion
                                  B4 - LDY - Zero Page,X
B5 - LDA - Zero Page,X
94 - STY - Zero Page,X
95 - STA - Zero Page,X
96 - STX - Zero Page,Y
                                  B6 - LDX - Zero Page, Y
97 - Future Expansion
                                  B7 - Future Expansion
98 - TYA
                                  B8 - CLV
99 - STA - Absolute, Y
                                  B9 - LDA - Absolute,Y
9A - TXS
                                  BA - TSX
9B - Future Expansion
                                  BB - Future Expansion
9C - Future Expansion
                                  BC - LDY - Absolute,X
                                  BD - LDA - Absolute,X
9D - STA - Absolute,X
                                  BE - LDX - Absolute, Y
9E - Future Expansion
                                  BF - Future Expansion
9F - Future Expansion
CO - Cpy - Immediate
C1 - CMP - (Indirect,X)
                                  E0 - CPX - Immediate
                                  E1 - SBC - (Indirect,X)
C2 - Future Expansion
                                  E2 - Future Expansion
C3 - Future Expansion
                                  E3 - Future Expansion
C4 - CPY - Zero Page
                                E4 - CPX - Zero Page
C5 - CMP - Zero Page
                                E5 - SBC - Zero Page
C6 - DEC - Zero Page
                                  E6 - INC - Zero Page
C7 - Future Expansion
                                 E7 - Future Expansion
C8 - INY
                                  E8 - INX
C9 - CMP - Immediate
                                  E9 - SBC - Immediate
CA - DEX
                                  EA - NOP
CB - Future Expansion
                                  EB - Future Expansion
CC - CPY - Absolute
                                  EC - CPX - Absolute
```

ED - SBC - Absolute

CD - CMP - Absolute

```
CE - DEC - Absolute
CF - Future Expansion
D0 - BNE
D1 - CMP (Indirect@,Y
D2 - Future Expansion
D3 - Future Expansion
D4 - Future Expansion
D5 - CMP - Zero Page,X
D6 - DEC - Zero Page,X
D7 - Future Expansion
D8 - CLD
D9 - CMP - Absolute,Y
DA - Future Expansion
DB - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
DC - Future Expansion
```

INSTRUCTION OPERATION

The following code has been taken from VICE for the purposes of showing how each instruction operates. No particular addressing mode is used since we only wish to see the operation of the instruction itself.

src : the byte of data that is being addressed.

SET SIGN : sets\resets the sign flag depending on bit 7.

```
SET_ZERO : sets\resets the zero flag depending on whether the result
                is zero or not.
     SET CARRY(condition) : if the condition has a non-zero value then the
                carry flag is set, else it is reset.
     SET OVERFLOW(condition): if the condition is true then the overflow
                flag is set, else it is reset.
     SET_INTERRUPT : }
                     } As for SET CARRY and SET OVERFLOW.
    SET BREAK:
     SET DECIMAL :
    REL ADDR(PC, src): returns the relative address obtained by adding
                the displacement src to the PC.
     SET SR: set the Program Status Register to the value given.
     GET_SR : get the value of the Program Status Register.
    PULL: Pull a byte off the stack.
    PUSH: Push a byte onto the stack.
    LOAD: Get a byte from the memory address.
     STORE : Store a byte in a memory address.
    IF CARRY, IF OVERFLOW, IF SIGN, IF ZERO etc: Returns true if the
                relevant flag is set, otherwise returns false.
     clk : the number of cycles an instruction takes. This is shown below
                in situations where the number of cycles changes depending
                on the result of the instruction (eq. Branching instructions).
    AC = Accumulator
    XR = X register
    YR = Y register
    PC = Program Counter
    SP = Stack Pointer
/* ADC */
   unsigned int temp = src + AC + (IF CARRY() ? 1 : 0);
   SET ZERO(temp & 0xff); /* This is not valid in decimal mode */
   if (IF_DECIMAL()) {
       if (((AC \& 0xf) + (src \& 0xf) + (IF CARRY() ? 1 : 0)) > 9) temp += 6;
       SET SIGN(temp);
       SET_OVERFLOW(!((AC ^ src) & 0x80) && ((AC ^ temp) & 0x80));
```

```
if (temp > 0x99) temp += 96;
        SET CARRY(temp > 0 \times 99);
    } else {
        SET_SIGN(temp);
        SET_OVERFLOW(!((AC ^ src) & 0x80) && ((AC ^ temp) & 0x80));
        SET CARRY(temp > 0xff);
    AC = ((BYTE) temp);
/* AND */
    src &= AC;
    SET SIGN(src);
    SET ZERO(src);
    AC = src;
/* ASL */
    SET_CARRY(src & 0x80);
    src <<= 1;
    src &= 0xff;
    SET SIGN(src);
    SET ZERO(src);
    STORE src in memory or accumulator depending on addressing mode.
/* BCC */
    if (!IF CARRY()) {
        clk += ((PC \& 0xFF00) != (REL ADDR(PC, src) \& 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BCS */
    if (IF CARRY()) {
        clk += ((PC \& 0xFF00) != (REL ADDR(PC, src) \& 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BEQ */
    if (IF_ZERO()) {
        clk += ((PC \& 0xFF00) != (REL ADDR(PC, src) \& 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BIT */
    SET SIGN(src);
    SET OVERFLOW(0x40 & src); /* Copy bit 6 to OVERFLOW flag. */
    SET ZERO(src & AC);
/* BMI */
    if (IF_SIGN()) {
        clk += ((PC & 0xFF00) != (REL ADDR(PC, src) & 0xFF00) ? 2 : 1);
        PC = REL\_ADDR(PC, src);
    }
/* BNE */
    if (!IF ZERO()) {
        clk += ((PC \& 0xFF00) != (REL ADDR(PC, src) \& 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BPL */
    if (!IF SIGN()) {
        clk += ((PC & 0xFF00) != (REL ADDR(PC, src) & 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BRK */
```

```
PC++;
    PUSH((PC >> 8) & 0xff);
                                /* Push return address onto the stack. */
    PUSH(PC & 0xff);
    SET BREAK((1));
                                 /* Set BFlag before pushing */
    PUSH(SR);
    SET INTERRUPT((1));
    PC = (LOAD(0xFFFE) | (LOAD(0xFFFF) << 8));
/* BVC */
    if (!IF OVERFLOW()) {
        clk += ((PC & 0xFF00) != (REL_ADDR(PC, src) & 0xFF00) ? 2 : 1);
        PC = REL ADDR(PC, src);
    }
/* BVS */
    if (IF_OVERFLOW()) {
        clk += ((PC \& 0xFF00) != (REL\_ADDR(PC, src) \& 0xFF00) ? 2 : 1);
        PC = REL_ADDR(PC, src);
    }
/* CLC */
    SET_CARRY((0));
/* CLD */
    SET_DECIMAL((0));
/* CLI */
    SET_INTERRUPT((0));
/* CLV */
    SET OVERFLOW((0));
/* CMP */
    src = AC - src;
    SET_CARRY(src < 0x100);
    SET SIGN(src);
    SET ZERO(src \&= 0xff);
/* CPX */
    src = XR - src;
    SET_CARRY(src < 0x100);
    SET_SIGN(src);
    SET ZERO(src \&= 0xff);
/* CPY */
    src = YR - src;
    SET_CARRY(src < 0x100);
    SET_SIGN(src);
    SET ZERO(src &= 0xff);
/* DEC */
    src = (src - 1) \& 0xff;
    SET_SIGN(src);
    SET_ZERO(src);
    STORE(address, (src));
/* DEX */
    unsigned src = XR;
    src = (src - 1) \& 0xff;
    SET SIGN(src);
    SET ZERO(src);
    XR = (src);
/* DEY */
    unsigned src = YR;
```

```
src = (src - 1) \& 0xff;
    SET_SIGN(src);
    SET_ZERO(src);
    YR = (src);
/* EOR */
    src ^= AC;
    SET SIGN(src);
    SET ZERO(src);
    AC = src;
/* INC */
    src = (src + 1) \& 0xff;
    SET_SIGN(src);
    SET_ZERO(src);
    STORE(address, (src));
/* INX */
    unsigned src = XR;
    src = (src + 1) \& 0xff;
    SET SIGN(src);
    SET ZERO(src);
    XR = (src);
/* INY */
    unsigned src = YR;
    src = (src + 1) \& 0xff;
    SET_SIGN(src);
    SET_ZERO(src);
    YR = (src);
/* JMP */
    PC = (src);
/* JSR */
    PC--;
    PUSH((PC >> 8) \& 0xff);
                                /* Push return address onto the stack. */
    PUSH(PC & 0xff);
    PC = (src);
/* LDA */
    SET SIGN(src);
    SET ZERO(src);
    AC = (src);
/* LDX */
    SET_SIGN(src);
    SET_ZERO(src);
    XR = (src);
/* LDY */
    SET_SIGN(src);
    SET_ZERO(src);
    YR = (src);
/* LSR */
    SET CARRY(src & 0x01);
    src >>= 1;
    SET_SIGN(src);
    SET ZERO(src);
    STORE src in memory or accumulator depending on addressing mode.
/* NOP */
    Nothing.
```

```
/* ORA */
    src |= AC;
    SET_SIGN(src);
    SET_ZERO(src);
    AC = src;
/* PHA */
    src = AC;
    PUSH(src);
/* PHP */
    src = GET SR;
    PUSH(src);
/* PLA */
    src = PULL();
    SET_SIGN(src);
                       /* Change sign and zero flag accordingly. */
    SET_ZERO(src);
/* PLP */
    src = PULL();
    SET_SR((src));
/* ROL */
    src <<= 1;</pre>
    if (IF CARRY()) src = 0x1;
    SET CARRY(src > 0xff);
    src &= 0xff;
    SET_SIGN(src);
    SET ZERO(src);
    STORE src in memory or accumulator depending on addressing mode.
/* ROR */
    if (IF CARRY()) src \mid = 0 \times 100;
    SET_CARRY(src & 0x01);
    src >>= 1;
    SET SIGN(src);
    SET ZERO(src);
    STORE src in memory or accumulator depending on addressing mode.
/* RTI */
    src = PULL();
    SET SR(src);
    src = PULL();
                            /* Load return address from stack. */
    src |= (PULL() << 8);</pre>
    PC = (src);
/* RTS */
    src = PULL();
    src += ((PULL()) << 8) + 1; /* Load return address from stack and add 1. */
    PC = (src);
/* SBC */
    unsigned int temp = AC - src - (IF CARRY() ? 0 : 1);
    SET SIGN(temp);
                                /* Sign and Zero are invalid in decimal mode */
    SET ZERO(temp & 0xff);
    SET OVERFLOW(((AC ^ temp) & 0x80) && ((AC ^ src) & 0x80));
    if (IF DECIMAL()) {
        if (((AC \& 0xf) - (IF\_CARRY()? 0:1)) < (src \& 0xf)) /* EP */ temp -= 6;
        if (temp > 0x99) temp -= 0x60;
    SET CARRY(temp < 0x100);
    AC = (temp \& 0xff);
/* SEC */
```

```
SET_CARRY((1));
/* SED */
    SET_DECIMAL((1));
/* SEI */
    SET_INTERRUPT((1));
/* STA */
    STORE(address, (src));
/* STX */
    STORE(address, (src));
/* STY */
    STORE(address, (src));
/* TAX */
    unsigned src = AC;
    SET SIGN(src);
    SET ZERO(src);
    XR = (src);
/* TAY */
    unsigned src = AC;
    SET_SIGN(src);
SET_ZERO(src);
    YR = (src);
/* TSX */
    unsigned src = SP;
    SET SIGN(src);
    SET_ZERO(src);
    XR = (src);
/* TXA */
    unsigned src = XR;
    SET_SIGN(src);
SET_ZERO(src);
    AC = (src);
/* TXS */
    unsigned src = XR;
    SP = (src);
/* TYA */
    unsigned src = YR;
    SET_SIGN(src);
    SET_ZERO(src);
    AC = (src);
```