

Efficient Computing for Deep Learning, AI and Robotics

Vivienne Sze (@eems_mit)

Massachusetts Institute of Technology


In collaboration with Luca Carlone, Yu-Hsin Chen, Joel Emer, Sertac Karaman, Tushar Krishna, Thomas Heldt, Trevor Henderson, Hsin-Yu Lai, Peter Li, Fangchang Ma, James Noraky, Gladynel Saavedra Peña, Charlie Sodini, Amr Suleiman, Nellie Wu, Diana Wofk, Tien-Ju Yang, Zhengdong Zhang

Slides available at
<https://tinyurl.com/SzeMITDL2020>

Compute Demands for Deep Neural Networks

AlexNet to AlphaGo Zero: A 300,000x Increase in Compute

Petaflop/s-days
(exponential)



Source: Open AI (<https://openai.com/blog/ai-and-compute/>)

Compute Demands for Deep Neural Networks

Common carbon footprint benchmarks

in lbs of CO₂ equivalent




Chart: MIT Technology Review

[Strubell, ACL 2019]

Processing at “Edge” instead of the “Cloud”



Communication



Privacy



Latency

Computing Challenge for Self-Driving Cars

JACK STEWART / TRANSPORTATION 02.06.18 08:00 AM

SELF-DRIVING CARS USE CRAZY AMOUNTS OF POWER, AND IT'S BECOMING A PROBLEM



Shelley, a self-driving Audi TT developed by Stanford University, uses the brains in the trunk to speed around a racetrack autonomously.

 NIKKI KAHN/THE WASHINGTON POST/GETTY IMAGES

WIRED

(Feb 2018)

Cameras and radar generate ~6 gigabytes of data every 30 seconds.


Self-driving car prototypes use approximately 2,500 Watts of computing power.

Generates wasted heat and some prototypes need water-cooling!

Existing Processors Consume Too Much Power



< 1 Watt



> 10 Watts

Transistors are NOT Getting More Efficient

Slow down of Moore's Law and Dennard Scaling


General purpose microprocessors not getting faster or more efficient

Stuttering

● Transistors per chip, '000 ● Clock speed (max), MHz ● Thermal design power*, W

Chip introduction dates, selected

- Need **specialized hardware** for significant improvement in speed and energy efficiency
- Redesign computing hardware from the ground up!



Popularity of Specialized Hardware for DNNs

The New York Times

By CADE METZ JAN. 14, 2018




Big Bets On A.I. Open a New Frontier for Chips Start-Ups, Too. (January 14, 2018)



“Today, **at least 45 start-ups are working on chips** that can power tasks like speech and self-driving cars, and at least five of them have raised more than \$100 million from investors. **Venture capitalists invested more than \$1.5 billion in chip start-ups last year**, nearly doubling the investments made two years ago, according to the research firm CB Insights.”

Power Dominated by Data Movement



Memory access is **orders of magnitude** higher energy than compute


Autonomous Navigation Uses a Lot of Data

- **Semantic Understanding**

- High frame rate
- Large resolutions
- Data expansion



2 million pixels



10x-100x more pixels



- **Geometric Understanding**

- Growing map size




Understanding the Environment

Depth Estimation



Semantic Segmentation




State-of-the-art approaches use **Deep Neural Networks**, which require **up to several hundred millions of operations and weights to compute!**

>100x more complex than video compression

Deep Neural Networks

Deep Neural Networks (DNNs) have become a cornerstone of AI

Computer Vision




Speech Recognition




Game Play




Medical



What Are Deep Neural Networks?



Weighted Sum



Key operation is **multiply and accumulate (MAC)**
Accounts for > 90% of computation

Popular Types of Layers in DNNs

• Fully Connected Layer

- Feed forward, fully connected
- Multilayer Perceptron (MLP)

• Convolutional Layer



- Feed forward, sparsely-connected w/ weight sharing
- Convolutional Neural Network (CNN)
- Typically used for images

• Recurrent Layer

- Feedback
- Recurrent Neural Network (RNN)
- Typically used for sequential data (e.g., speech, language)

• Attention Layer/Mechanism



- Attention (matrix multiply) + feed forward, fully connected
- Transformer [Vaswani, NeurIPS 2017]




High-Dimensional Convolution in CNN

a plane of input activations
a.k.a. **input feature map (fmap)**


filter (weights)




High-Dimensional Convolution in CNN



High-Dimensional Convolution in CNN




High-Dimensional Convolution in CNN




Many Input Channels (C)

AlexNet: 3 – 192 Channels (C)


High-Dimensional Convolution in CNN



High-Dimensional Convolution in CNN



Define Shape for Each Layer



- H** – Height of **input fmap** (activations)
- W** – Width of **input fmap** (activations)
- C** – Number of 2-D **input fmaps /filters** (channels)
- R** – Height of 2-D **filter** (weights)
- S** – Width of 2-D **filter** (weights)
- M** – Number of 2-D **output fmaps** (channels)
- E** – Height of **output fmap** (activations)
- F** – Width of **output fmap** (activations)
- N** – Number of **input fmaps/output fmaps** (batch size)

Shape **varies** across layers

Layers with Varying Shapes

MobileNetV3-Large Convolutional Layer Configurations

Block	Filter Size (RxS)	# Filters (M)	# Channels (C)
1	3x3	16	3
⋮			
3	1x1	64	16
3	3x3	64	1
3	1x1	24	64
⋮			
6	1x1	120	40
6	5x5	120	1
6	1x1	40	120
⋮			

[Howard, ICCV 2019]

Popular DNN Models

Metrics	LeNet-5	AlexNet	VGG-16	GoogLeNet (v1)	ResNet-50	EfficientNet-B4
Top-5 error (ImageNet)	n/a	16.4	7.4	6.7	5.3	3.7*
Input Size	28x28	227x227	224x224	224x224	224x224	380x380
# of CONV Layers	2	5	16	21 (depth)	49	96
# of Weights	2.6k	2.3M	14.7M	6.0M	23.5M	14M
# of MACs	283k	666M	15.3G	1.43G	3.86G	4.4G
# of FC layers	2	3	3	1	1	65**
# of Weights	58k	58.6M	124M	1M	2M	4.9M
# of MACs	58k	58.6M	124M	1M	2M	4.9M
Total Weights	60k	61M	138M	7M	25.5M	19M
Total MACs	341k	724M	15.5G	1.43G	3.9G	4.4G
Reference	Lecun, <i>PIEEE</i> 1998	Krizhevsky, <i>NeurIPS</i> 2012	Simonyan, <i>ICLR</i> 2015	Szegedy, <i>CVPR</i> 2015	He, <i>CVPR</i> 2016	Tan, <i>ICML</i> 2019

DNN models getting **larger** and **deeper**


* Does not include multi-crop and ensemble

** Increase in FC layers due to squeeze-and-excitation layers (much smaller than FC layers for classification)

Efficient Hardware Acceleration for Deep Neural Networks

Properties We Can Leverage

- Operations exhibit **high parallelism**
→ **high throughput** possible
- Memory Access is the Bottleneck




Worst Case: all memory R/W are **DRAM** accesses


- Example: AlexNet has **724M** MACs
→ **2896M** DRAM accesses required

Properties We Can Leverage


- Operations exhibit **high parallelism**
→ high throughput possible
- Input data reuse** opportunities (up to 500x)



Convolutional Reuse
(Activations, Weights)
CONV layers only
(sliding window)





Fmap Reuse
(Activations)
CONV and FC layers



Filter Reuse
(Weights)
CONV and FC layers
(batch size > 1)


Exploit Data Reuse at Low-Cost Memories



* measured from a commercial 65nm process


Farther and larger memories consume more power

Weight Stationary (WS)




- Minimize **weight** read energy consumption
 - maximize convolutional and filter reuse of weights
- Broadcast **activations** and accumulate **partial sums** spatially across the PE array
- Examples: TPU [Jouppi, ISCA 2017], NVDLA

Output Stationary (OS)




- **Minimize partial sum R/W energy consumption**
 - maximize local accumulation
- **Broadcast/Multicast filter weights and reuse activations spatially across the PE array**
- Examples: **[Moons, VLSI 2016]**, **[Thinker, VLSI 2017]**

Input Stationary (IS)



- Minimize **activation** read energy consumption
 - maximize convolutional and fmap reuse of activations
- Unicast **weights** and accumulate **partial sums** spatially across the PE array
- Example: [SCNN, ISCA 2017]


Row Stationary Dataflow



- Maximize row **convolutional reuse** in RF
 - Keep a **filter** row and **fmap** sliding window in RF
- Maximize row **psum accumulation** in RF

$$\begin{array}{c} \text{row vector} \\ \times \\ \text{matrix} \end{array} = \text{row vector}$$


Row Stationary Dataflow



$$\begin{array}{c} \text{green} \\ \times \\ \text{blue} \end{array} = \text{pink}$$
$$\begin{array}{c} \text{green} \\ \times \\ \text{blue} \end{array} = \text{pink}$$
$$\begin{array}{c} \text{green} \\ \times \\ \text{blue} \end{array} = \text{pink}$$

Optimize for **overall energy efficiency** instead
for only a certain data type


Dataflow Comparison: CONV Layers




RS optimizes for the best **overall** energy efficiency

Exploit Sparsity


Method 1. Skip memory access and computation



Method 2. Compress data to reduce storage and data movement



Eyeriss: Deep Neural Network Accelerator



[Chen, ISSCC 2016]

*Exploits data reuse for **100x** reduction in memory accesses from global buffer and **1400x** reduction in memory accesses from off-chip DRAM*


Overall >10x energy reduction compared to a mobile GPU (Nvidia TK1)

Eyeriss Project Website: <http://eyeriss.mit.edu>

Results for AlexNet

Features: Energy vs. Accuracy

Exponential




* Only feature extraction. Does not include data, classification energy, augmentation and ensemble, etc.

Measured in on VOC 2007 Dataset


1. DPM v5 [Girshick, 2012]
2. Fast R-CNN [Girshick, CVPR 2015]

Energy-Efficient Processing of DNNs

A significant amount of algorithm and hardware research on energy-efficient processing of DNNs



<http://eyeriss.mit.edu/tutorial.html>




V. Sze, Y.-H. Chen,
T.-J. Yang, J. Emer,
*"Efficient Processing of
Deep Neural Networks:
A Tutorial and Survey,"*
Proceedings of the IEEE,
Dec. 2017
**Book Coming
Spring 2020!**

We identified various limitations to existing approaches

Design of Efficient DNN Algorithms



- Popular efficient DNN algorithm approaches



... also reduced precision

- Focus on reducing number of MACs and weights
- Does it translate to energy savings and reduced latency?**


Data Movement is Expensive



* measured from a commercial 65nm process


Energy of weight depends on **memory hierarchy** and **dataflow**

Energy-Evaluation Methodology



DNN Shape Configuration
(# of channels, # of filters, etc.)

Hardware Energy Costs of each
MAC and Memory Access




Tool available at: <https://energyestimation.mit.edu/>

Key Observations

- Number of weights *alone* is not a good metric for energy
- All data types should be considered


**Energy Consumption
of GoogLeNet**



Energy-Aware Pruning

Directly target energy and incorporate it into the optimization of DNNs to provide greater energy savings


- Sort layers based on energy and prune layers that consume most energy first
- EAP reduces AlexNet energy by **3.7x** and outperforms the previous work that uses magnitude-based pruning by **1.7x**



Pruned models available at
<http://eyeriss.mit.edu/energy.html>

of Operations vs. Latency


- # of operations (MACs) does not approximate latency well



Source: Google (<https://ai.googleblog.com/2018/04/introducing-cvpr-2018-on-device-visual.html>)

NetAdapt: Platform-Aware DNN Adaptation


- Automatically adapt DNN to a mobile platform to reach a target latency or energy budget
- Use **empirical measurements** to guide optimization (avoid modeling of tool chain or platform architecture)



Code available at <http://netadapt.mit.edu>


[Yang, ECCV 2018]

Simplified Example of One Iteration



Improved Latency vs. Accuracy Tradeoff

- NetAdapt boosts **the real inference speed** of MobileNet by up to 1.7x with higher accuracy



*Tested on the ImageNet dataset and a Google Pixel 1 CPU


Reference:

MobileNet: Howard et al, "Mobileneets: Efficient convolutional neural networks for mobile vision applications", arXiv 2017


MorphNet: Gordon et al., "Morphnet: Fast & simple resource-constrained structure learning of deep networks", CVPR 2018

FastDepth: Fast Monocular Depth Estimation

Depth estimation from a single RGB image desirable, due to the relatively low cost and size of monocular cameras.




Auto Encoder DNN Architecture (Dense Output)



FastDepth: Fast Monocular Depth Estimation


Apply *NetAdapt*, compact network design, and depth wise decomposition to decoder layer to enable depth estimation at **high frame rates on an embedded platform** while still maintaining accuracy




Models available at <http://fastdepth.mit.edu>

Many Efficient DNN Design Approaches

Network Pruning



Efficient Network Architectures



Reduce Precision

32-bit float 1|0|1|0|0|1|0|1|0|0|0|0|0|0|0|0|1|0|1|0|0|0|0|0|0|0|0|0|1|0|0


8-bit fixed 0|1|1|0|0|1|1|0

Binary 0

No guarantee that DNN algorithm designer will use a given approach.
Need flexible hardware!


Existing DNN Architectures

- Specialized DNN hardware often rely on certain properties of DNN in order to achieve high energy-efficiency
- **Example:** Reduce memory access by amortizing across MAC array




Limitation of Existing DNN Architectures

- **Example:** Reuse and array utilization depends on # of channels, feature map/batch size
 - Not efficient across all network architectures (e.g., compact DNNs)




Limitation of Existing DNN Architectures

- **Example:** Reuse and array utilization depends on # of channels, feature map/batch size
 - Not efficient across all network architectures (e.g., compact DNNs)






Limitation of Existing DNN Architectures

- **Example:** Reuse and array utilization depends on # of channels, feature map/batch size
 - Not efficient across all network architectures (e.g., compact DNNs)
 - Less efficient as array scales up in size
 - Can be challenging to exploit sparsity



Need Flexible Dataflow


- Use flexible dataflow (**Row Stationary**) to exploit reuse in any dimension of DNN to increase energy efficiency and array utilization




Example: Depth-wise layer

Need Flexible NoC for Varying Reuse

- When reuse available, need **multicast** to exploit spatial data reuse for energy efficiency and high array utilization
- When reuse not available, need **unicast** for high BW for weights for FC and weights & activations for high PE utilization
- An **all-to-all** satisfies above but too expensive and not scalable



Hierarchical Mesh




High Bandwidth

High Reuse

Grouped Multicast


Interleaved Multicast



Eyeriss v2: Balancing Flexibility and Efficiency

Efficiently supports

- Wide range of filter shapes
 - Large and Compact
- Different Layers
 - CONV, FC, depth wise, etc.
- Wide range of sparsity
 - Dense and Sparse
- Scalable architecture



Speed up over Eyeriss v1 scales with number of PEs

# of PEs	256	1024	16384
AlexNet	17.9x	71.5x	1086.7x
GoogLeNet	10.4x	37.8x	448.8x
MobileNet	15.7x	57.9x	873.0x

Over an order of magnitude faster and more energy efficient than Eyeriss v1

[Chen, JETCAS 2019]


Looking Beyond the DNN Accelerator for Acceleration

Super-Resolution on Mobile Devices




Transmit low resolution for lower bandwidth

Screens are getting larger




Use **super-resolution** to improve the viewing experience of lower-resolution content (*reduce communication bandwidth*)

FAST: A Framework to Accelerate SuperRes



A framework that accelerates **any SR** algorithm by up to **15x** when running on compressed videos

Free Information in Compressed Videos



This representation can help **accelerate** super-resolution

Transfer is Lightweight



Transfer allows SR to run on only a **subset** of frames



Fractional Bicubic Interpolation



Skip Flag

The complexity of the transfer is comparable to bicubic interpolation.
Transfer \mathbf{N} frames, accelerate by \mathbf{N}

Evaluation: Accelerating SRCNN



PartyScene





RaceHorse



BasketballPass

Examples of videos in the test set (20 videos for HEVC development)



4 × acceleration with NO PSNR LOSS. 16 × acceleration with 0.2 dB loss of PSNR

Visual Evaluation



SRCNN

FAST +
SRCNN

Bicubic

Look **beyond** the DNN accelerator for opportunities to accelerate DNN processing (e.g., structure of data and temporal correlation)

Code released at www.rle.mit.edu/eems/fast

Beyond Deep Neural Networks

Visual-Inertial Localization

Determines location/orientation of robot from images and IMU







Image sequence

IMU

Inertial Measurement Unit



*Subset of SLAM algorithm
(Simultaneous Localization And Mapping)

Localization at Under 25 mW


First chip that performs
complete Visual-Inertial Odometry

Front-End for camera
(*Feature detection, tracking, and outlier elimination*)

Front-End for IMU
(*pre-integration of accelerometer and gyroscope data*)

Back-End Optimization of Pose Graph


Consumes **684x** and **1582x** less energy than mobile and desktop CPUs, respectively



Navion Project Website: <http://navion.mit.edu> [Zhang et al., RSS 2017], [Suleiman et al., VLSI 2018]

Key Methods to Reduce Data Size

Navion: Fully integrated system – no off-chip processing or storage




Apply Low Cost Frame Compression

Exploit Sparsity in Graph and Linear Solver

Use **compression** and **exploit sparsity** to reduce memory down to 854kB



Where to Go Next: Planning and Mapping

Robot Exploration: Decide where to go by computing Shannon Mutual Information




Challenge is Data Delivery to All Cores

Process multiple beams in parallel




Data delivery from memory is limited




Specialized Memory Architecture

Break up map into **separate memory banks** and novel storage pattern to minimize read conflicts when processing different beams in parallel.

Memory Access Pattern




Diagonal Banking Pattern



[Li, RSS 2019]

Compute the mutual information for an **entire map** of 20m x 20m at 0.1m resolution **in under a second** → a 100x speed up versus CPU for 1/10th of the power.

Monitoring Neurodegenerative Disorders




Dementia affects 50 million people worldwide today
(75 million in 10 years) [World Alzheimer's Report]

Mini-Mental State Examination (MMSE)

- Q1. What is the year? Season? Date?
- Q2. Where are you now? State? Floor?
- Q3. Could you count backward from 100 by sevens? (93, 86, ...)

Clock-drawing test



Agrell et al.
Age and Ageing, 1998.

- Neuropsychological assessments are **time consuming** and **require a trained specialist**
- Repeat **medical assessments** are **sparse**, mostly **qualitative**, and suffer from **high retest variability**

Use Eye Movements for *Quantitative* Evaluation

Eye movements can be used to quantitatively evaluate severity, progression or regression of neurodegenerative diseases

High-speed camera




Substantial head support



Phantom v25-11

IR illumination




SR EYELINK 1000 PLUS

Reulen et al., *Med. & Biol. Eng. & Comp*, 1988.

Clinical measurements of saccade latency are done in constrained environments that rely on specialized, costly equipment.

Measure Eye Movements Using Phone




Looking For Volunteers for Eye Reaction Time



If you are near or on
MIT Campus and interested
in volunteering your eye
movements for this study,
please contact us at
volunteer-eye-movement@mit.edu


Low Power 3D Time of Flight Imaging

- Pulsed Time of Flight: Measure distance using round trip time of laser light for each image pixel
 - **Illumination + Imager Power:** 2.5 – 20 W for range from 1 - 8 m
- Use computer vision techniques and passive images to estimate changes in depth without turning on laser
 - **CMOS Imaging Sensor Power:** < 350 mW



Real-time Performance on Embedded Processor
VGA @ 30 fps on Cortex-A7 (< 0.5W active power)

Results of Low Power Depth ToF Imaging



RGB Image

Depth Map
Ground Truth

Depth Map
Estimated

Mean Relative Error: 0.7%
Duty Cycle (on-time of laser): 11%

Summary

- Efficient computing extends the reach of AI beyond the cloud by **reducing communication requirements, enabling privacy, and providing low latency** so that AI can be used in wide range of applications ranging from robotics to health care.
- **Cross-layer design with specialized hardware** enables energy-efficient AI, and will be critical to the progress of AI over the next decade.

Today's slides available at
<https://tinyurl.com/SzeMITDL2020>

Additional Resources

Overview Paper

V. Sze, Y.-H. Chen, T-J. Yang, J. Emer,
“*Efficient Processing of Deep Neural Networks: A Tutorial and Survey*,”
Proceedings of the IEEE, Dec. 2017

Book Coming Spring 2020!

More info about
Tutorial on DNN Architectures
<http://eyeriss.mit.edu/tutorial.html>



December 2017 | Volume 105 | Number 12

Proceedings OF THE IEEE

Efficient Processing of Deep Neural Networks: A Tutorial and Survey

System Scaling With Nanostructured Power and RF Components

Nonorthogonal Multiple Access for 5G and Beyond

Point of View: Beyond Smart Grid—A Cyber–Physical–Social System in Energy Future
Scanning Our Past: Materials Science, Instrument Knowledge, and the Power Source Renaissance



IEEE

For updates
EEMS Mailing List

 Follow @eems_mit

Additional Resources



DESIGNING EFFICIENT DEEP LEARNING SYSTEMS

REGISTER NOW ▶

shortprograms.mit.edu/dls


MIT Professional Education Course on
“Designing Efficient Deep Learning Systems”
<http://shortprograms.mit.edu/dls>

Next Offering: July 20-21, 2020 on MIT Campus

Additional Resources

Talks and Tutorial Available Online

<https://www.rle.mit.edu/eems/publications/tutorials/>



YouTube Channel
EEMS Group – PI: Vivienne Sze

Uploads PLAY ALL

SORT BY

Efficient Computing for AI and Robotics Vivienne Sze Massachusetts Institute of Technology 405 views • 7 months ago	Efficient Computing for Robotics and AI Vivienne Sze Massachusetts Institute of Technology 347 views • 7 months ago	Fusing perception-inference for multi-phase Vivienne Sze Massachusetts Institute of Technology 2.7K views • 9 months ago	Energy-Efficient AI Vivienne Sze Massachusetts Institute of Technology 865 views • 10 months ago	Efficient Computing for Autonomous Navigation using Algorithm-and-Hardware Co-design Zhengling Zhang Massachusetts Institute of Technology 203 views • 10 months ago
Challenges and Opportunities Vivienne Sze Massachusetts Institute of Technology 5.1K views • 1 year ago	Harion: An Energy-Efficient Visual-Inertial Odometry Accelerator for Micro-Robots and Beyond! Ari Suliman, Zhengling Zhang, Luca Gallo, Deric Kao, and Vivienne Sze Massachusetts Institute of Technology 689 views • 1 year ago	Architecture Design for Highly Flexible and Energy-Efficient Deep Neural Network Accelerators Yu-Hsin Chen Massachusetts Institute of Technology 1.6K views • 1 year ago	Energy Efficient Accelerators for Autonomous Navigation in Miniaturized Robots Ari Suliman Massachusetts Institute of Technology 368 views • 1 year ago	Navion: Test chip performing real-time processing on... Ari Suliman Massachusetts Institute of Technology 481 views • 1 year ago
Energy-Efficient Deep Learning: Challenges and... Vivienne Sze Massachusetts Institute of Technology 1:30:26	Navion: An Energy-Efficient Visual-Inertial Odometry... Vivienne Sze Massachusetts Institute of Technology 26:56	Design for Highly Flexible and Energy-Efficient Deep... Thesis Advisor: Prof. Vivienne Sze; Profs. Daniel Barzani and Thibault Cornil Massachusetts Institute of Technology 1:09:09	Energy-Efficient Accelerators for Autonomous Navigation... Ari Suliman Massachusetts Institute of Technology 52:30	Navion: Test chip performing real-time processing on... Ari Suliman Massachusetts Institute of Technology 0:26

Acknowledgements



Joel Emer



Sertac Karaman



Thomas Heldt

Research conducted in the **MIT Energy-Efficient Multimedia Systems Group** would not be possible without the support of the following organizations:



References

- **Energy-Efficient Hardware for Deep Neural Networks**
 - Project website: <http://eyeriss.mit.edu>
 - Y.-H. Chen, T. Krishna, J. Emer, V. Sze, “Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,” *IEEE Journal of Solid State Circuits (JSSC)*, ISSCC Special Issue, Vol. 52, No. 1, pp. 127-138, January 2017.
 - Y.-H. Chen, J. Emer, V. Sze, “Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks,” *International Symposium on Computer Architecture (ISCA)*, pp. 367-379, June 2016.
 - Y.-H. Chen, T.-J. Yang, J. Emer, V. Sze, “Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*, June 2019.
 - Eyexam: <https://arxiv.org/abs/1807.07928>
- **Limitations of Existing Efficient DNN Approaches**
 - Y.-H. Chen*, T.-J. Yang*, J. Emer, V. Sze, “Understanding the Limitations of Existing Energy-Efficient Design Approaches for Deep Neural Networks,” *SysML Conference*, February 2018.
 - V. Sze, Y.-H. Chen, T.-J. Yang, J. Emer, “Efficient Processing of Deep Neural Networks: A Tutorial and Survey,” *Proceedings of the IEEE*, vol. 105, no. 12, pp. 2295-2329, December 2017.
 - Hardware Architecture for Deep Neural Networks: <http://eyeriss.mit.edu/tutorial.html>

References

- **Co-Design of Algorithms and Hardware for Deep Neural Networks**
 - T.-J. Yang, Y.-H. Chen, V. Sze, “*Designing Energy-Efficient Convolutional Neural Networks using Energy-Aware Pruning*,” *IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, 2017.
 - *Energy estimation tool:* <http://eyeriss.mit.edu/energy.html>
 - T.-J. Yang, A. Howard, B. Chen, X. Zhang, A. Go, V. Sze, H. Adam, “*NetAdapt: Platform-Aware Neural Network Adaptation for Mobile Applications*,” *European Conference on Computer Vision (ECCV)*, 2018.
 - D. Wofk*, F. Ma*, T.-J. Yang, S. Karaman, V. Sze, “*FastDepth: Fast Monocular Depth Estimation on Embedded Systems*,” *IEEE International Conference on Robotics and Automation (ICRA)*, May 2019.
<http://fastdepth.mit.edu/>
- **Energy-Efficient Visual Inertial Localization**
 - *Project website:* <http://navion.mit.edu>
 - A. Suleiman, Z. Zhang, L. Carbone, S. Karaman, V. Sze, “*Navion: A Fully Integrated Energy-Efficient Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones*,” *IEEE Symposium on VLSI Circuits (VLSI-Circuits)*, June 2018.
 - Z. Zhang*, A. Suleiman*, L. Carbone, V. Sze, S. Karaman, “*Visual-Inertial Odometry on Chip: An Algorithm-and-Hardware Co-design Approach*,” *Robotics: Science and Systems (RSS)*, July 2017.
 - A. Suleiman, Z. Zhang, L. Carbone, S. Karaman, V. Sze, “*Navion: A 2mW Fully Integrated Real-Time Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones*,” *IEEE Journal of Solid State Circuits (JSSC), VLSI Symposia Special Issue*, Vol. 54, No. 4, pp. 1106-1119, April 2019.

References

- **Fast Shannon Mutual Information for Robot Exploration**
 - Z. Zhang, T. Henderson, V. Sze, S. Karaman, “FSMI: Fast computation of Shannon Mutual Information for information-theoretic mapping,” *IEEE International Conference on Robotics and Automation (ICRA)*, May 2019.
 - P. Li*, Z. Zhang*, S. Karaman, V. Sze, “High-throughput Computation of Shannon Mutual Information on Chip,” *Robotics: Science and Systems (RSS)*, June 2019.
- **Low Power Time of Flight Imaging**
 - J. Noraky, V. Sze, “Low Power Depth Estimation of Rigid Objects for Time-of-Flight Imaging,” *IEEE Transactions on Circuits and Systems for Video Technology (TCSVT)*, 2019.
 - J. Noraky, V. Sze, “Depth Estimation of Non-Rigid Objects For Time-Of-Flight Imaging,” *IEEE International Conference on Image Processing (ICIP)*, October 2018.
 - J. Noraky, V. Sze, “Low Power Depth Estimation for Time-of-Flight Imaging,” *IEEE International Conference on Image Processing (ICIP)*, September 2017.
- **Monitoring Neurodegenerative Disorders Using a Phone**
 - H.-Y. Lai, G. Saavedra Peña, C. Sodini, T. Heldt, V. Sze, “Enabling Saccade Latency Measurements with Consumer-Grade Cameras,” *IEEE International Conference on Image Processing (ICIP)*, October 2018.
 - G. Saavedra Peña, H.-Y. Lai, V. Sze, T. Heldt, “Determination of saccade latency distributions using video recordings from consumer-grade devices,” *IEEE International Engineering in Medicine and Biology Conference (EMBC)*, 2018.
 - H.-Y. Lai, G. Saavedra Peña, C. Sodini, V. Sze, T. Heldt, “Measuring Saccade Latency Using Smartphone Cameras,” *IEEE Journal of Biomedical and Health Informatics (JBHI)*, March 2020.