

Microprocessor and Computer Architecture Laboratory

UE21CS251B

4th Semester, Academic Year 2022-23

Date:31-MARCH-2023

Name: NAGAVENI L G	SRN: PES2UG21CS315	Section: F
--------------------	-----------------------	---------------

Week#____5_____ Program Number:____1__

**Write an ALP to read from a 2D array such that
B=a[i] [j]**

- I. ARM Assembly Code (1).
- II. Output Screen Shot (One Example of your choice)
- III. Output Table for the program(1)

CODE:

```
.data
a: .word 1,2,3
   .word 4,5,6
   .word 7,8,9
b: .word 0
.text
ldr r0, =a
ldr r1, =b
mov r2, #3 @rows
mov r3, #3 @columns
mov r4, #0 @i
mov r5, #0 @j
loop:
stmfd r13!, {r4, r5}
bl get_addr
ldmfd r13!, {r4, r5, r6}
add r7, r0, r6
add r8, r1, r6
```

```

ldr r6,[r7]
str r6,[r8]
add r5,r5,#1
cmp r5,r3
bne loop
mov r5,#0
add r4,r4,#1
cmp r4,r2
beq exit
b loop
get_addr:
ldmfd r13!,{r4,r5}
mla r7,r3,r4,r5
mov r8,#4
mul r6,r7,r8
stmfd r13!,{r4,r5,r6}
bx lr
exit: SWI 0x011
.end

```

OUTPUT:

The screenshot displays a debugger interface with the following components:

- RegistersView:** Shows the state of various registers. R0 through R15 are listed with their current values in hexadecimal. The CPSR Register is also shown with fields like Negative (N), Zero (Z), Carry (C), Overflow (V), IRQ Disable, FIQ Disable, Thumb (T), and CPU Mode.
- MemoryView0:** Displays a memory dump starting at address 0000109C. It shows a table of memory addresses and their corresponding values in hexadecimal.
- CodeView:** Shows the assembly code being executed. The code includes instructions like `add r4,r4,#1`, `cmp r4,r2`, `beq exit`, `b for_i`, `get_addr:`, `ldmfd r13!,{r4,r5}`, `mla r7,r3,r4,r5`, `mov r8,#4`, `mul r6,r7,r8`, `stmfd r13!,{r4,r5,r6}`, `bx lr`, `exit: SWI 0x011`, and `.end...`.
- OutputView:** Shows the output of the program, displaying a memory dump starting at address 00001078. It shows a table of memory addresses and their corresponding values in hexadecimal.

Microprocessor and Computer Architecture Laboratory

UE21CS251B

4th Semester, Academic Year 2022-23

Date:31-MARCH-2023

Name: NAGAVENI L G	SRN: PES2UG21CS315	Section: F
--------------------	-----------------------	---------------

Week#____5_____ Program Number:____2__

Write an ALP to implement $C[k]=A[i]+B[j]$

- I. ARM Assembly Code (1).
- II. Output Screen Shot (One Example of your choice)
- III. Output Table for the program(1)

CODE:

```
.data
a: .word 6,12,18,24,30
b: .word 1,2,3,4,5
c: .word 0,0,0,0,0

.text
ldr r0,=a
ldr r1,=b
ldr r2,=c
mov r5,#5
loop:ldr r3,[r0],#4
ldr r4,[r1],#4
add r6,r3,r4
str r6,[r2]
add r2,r2,#4
subs r5,r5,#1
bne loop
swi 0x11
.end
```

[illegible]

Microprocessor and Computer Architecture Laboratory

UE21CS251B

4th Semester, Academic Year 2022-23

Date:31-MARCH-2023

Name: NAGAVENI L G	SRN: PES2UG21CS315	Section: F
--------------------	-----------------------	---------------

Week#____5_____ Program Number:____3__

Write an ALP to implement $\text{Sum}[i] += a[i][j]$

- I. ARM Assembly Code (1).
- II. Output Screen Shot (One Example of your choice)
- III. Output Table for the program(1)

CODE:

```
.data
a: .word 1,2,3,4,5
   .word 6,7,8,9,10
sum: .word 0
     .word 0
.text
ldr r0,=a
ldr r1,=sum
mov r2,#0
mov r7,#0
loop:
    mov r4,#1
    cmp r2,#2
    bne jump
    beq end
jump:
    ldr r5,[r0],#4
    add r7,r7,r5
    cmp r4,#5
    add r4,r4,#1
    bne jump
```

```

    addeq r2,r2,#1
    streq r7,[r1]
    addeq r1,r1,#4
    moveq r7,#0
    beq loop
end:
    swi 0x011

```

OUTPUT:

[illegible]

Microprocessor and Computer Architecture Laboratory

UE21CS251B

4th Semester, Academic Year 2022-23

Date:31-MARCH-2023

Name: NAGAVENI L G	SRN: PES2UG21CS315	Section: F
--------------------	-----------------------	---------------

Week#____5_____ Program Number:____4__

Write an ALP to implement $c[k] = a[i] * b[j]$

- I. ARM Assembly Code (1).
- II. Output Screen Shot (One Example of your choice)
- III. Output Table for the program(1)

CODE:

```
.data
a: .word 2,4,6,8,10
b: .word 1,2,3,4,5
c: .word 0,0,0,0,0

.text
ldr r0,=a
ldr r1,=b
ldr r2,=c
mov r5,#5
loop:ldr r3,[r0],#4
ldr r4,[r1],#4
mul r6,r3,r4
str r6,[r2]
add r2,r2,#4
subs r5,r5,#1
bne loop
swi 0x11
.end
```


[illegible]

Microprocessor and Computer Architecture Laboratory

UE21CS251B

4th Semester, Academic Year 2020-21

Date:31-MARCH-2023

Name: NAGAVENI L G	SRN: PES2UG21CS315	Section: F
--------------------	-----------------------	---------------

Week#____5_____ Program Number:____5__

Write an ALP to implement $C[i][j]=a[i][j]+b[i][j]$

1. ARM Assembly Code (1).
2. Output Screen Shot (One Example of your choice)
3. Output Table for the program(1)

CODE:

```
.data
a: .word 1,2,3,4,5
   .word 6,7,8,9,10
b: .word 2,4,6,8,10
   .word 1,3,5,7,9
c: .word 0,0,0,0,0
   .word 0,0,0,0,0
.text
ldr r0,=a
ldr r1,=b
ldr r2,=c
mov r3,#0
loop:
    mov r4,#1
    cmp r3,#2
    bne jump
    beq end
jump:
    ldr r5,[r0],#4
```

```

ldr r6,[r1],#4
add r10,r5,r6
str r10,[r2]
add r2,r2,#4
cmp r4,#5
add r4,r4,#1
addeq r3,r3,#1
beq loop
bne jump
end:
swi 0x011

```

OUTPUT:

The screenshot displays a debugger window with the following components:

- RegistersView:** Shows the state of various registers. R10 (sl) is highlighted in red.
- CodeView:** Displays assembly code for the file `@week5_mpcas.o`. The code includes instructions like `mov r4,#1`, `cmp r3,#2`, `bne jump`, `beq end`, and `swi 0x011...`. The `end:` label is highlighted in blue.
- CPSR Register:** Shows the state of the Current Program Status Register, including flags like Negative (N), Zero (Z), Carry (C), and Overflow (V).
- MemoryView:** Displays a memory dump starting at address 00001054. The dump shows a sequence of hexadecimal values, with some values highlighted in red.

Disclaimer:

- The programs and output submitted is duly written, verified and executed by me.
- I have not copied from any of my peers nor from the external resource such as internet.
- If found plagiarized, I will abide with the disciplinary action of the University.

Signature: Nagaveni

Name: NAGAVENI L G

SRN: PES2UG21CS315

Section: F

Date: 31-MARCH-2023