

MPGA - Theory Assignment-2

classmate

Date

Page

NAGAVENI LG
PES2UG21CS315

1) Consider the following sequence of instructions in MIPS architecture

LD R₁, [R₂, #40]

ADD R₂, R₃, R₃

ADD R₁, R₁, R₂

STR R₁, [R₂, #20]

a) find all dependencies in this instruction sequence.

b) find all hazards in this instruction sequence for a five-stage pipeline with & without data forwarding

c) find whether NOPs are required to be introduced despite of data forwarding in this instruction sequence

Solution:

a) RAW dependency (R₁, R₂ at 3rd Instruction)
WAW dependency (R₁ at 2nd instruction)

b) With data forwarding

IF₁ ID₁ EX₁ M₁ WB₁

IF₂ ID₂ EX₂ M₂ WB₂

IF₃ ID₃ EX₃ M₃ WB₃

IF₄ ID₄ EX₄ M₄ WB₄

There is a hazard at 3rd & 4th insts. caused by R₁
without data forwarding

IF₁ ID₁ EX₁ M₁ WB₁

IF₂ ID₂ EX₂ M₂ WB₂

IF₃ ID₃ EX₃ M₃ WB₃

IF₄ ID₄ EX₄ M₄ WB₄

hazard at 3rd & 4th instruction caused by R₁ & R₂

c) NOP's should be introduced after 2nd instructions

2) consider following sequence of instructions in MIPS architecture

LDR R1, [R6, #40]

BEQ R2, R3, LABEL2

ADD R1, R6, R4

LABEL2: BEQ R1, R2, LABEL1

STR R2, [R4, #20]

AND R1, R1, R4

- Draw the pipeline execution diagram for this code, assuming there are no delay slots & that branches execute on EX stage
- Repeat the exercise mentioned in and draw pipeline execution diagram for this code assuming that delay slots are used by writing a "SAFE INSTRUCTION" in delay slot.

a) IF ID EX M WB

IF ID EX M WB

IF ID X X X

IF ID EX M WB

IF ID EX M WB

IF ID EX M WB

b) IF ID EX M WB

IF ID EX M WB (Branch)

IF ID EX M WB (delay slot n/a)

IF ID EX M WB (delay slot n/a)

IF ID EX M WB

delay slot \rightarrow IF ID EX M WB

delay slot \rightarrow IF ID EX M WB

IF ID EX M WB

IF ID EX M WB

IF ID EX M WB

delay slot instr could be Nop