
### UNIVERSITÉ CHOUAIB DOUKKALI Ecole Supérieure de Technologie Sidi Bennour

### Cours: Physique pour l'Informatique

« PIC, programmation assembleur»

### PIC, programmation assembleur



#### PIC, programmation assembleur

#### Choix du PIC

- Choisir un PIC simple et commun
  - PIC 16F84 de Microchip est un bon choix
- Recherchez le # du PIC sur Google
  - Quantité et qualité d'information
  - Assurez-vous de trouver la fiche technique
- Recherchez un projet simple
  - DEL clignotant (Google avec pic # )
  - Identifiez le matériel requis
  - Recherchez le code ASM (assembleur)


#### PIC, programmation assembleur

#### Commande du matériel


- List of matériel
  - PIC
  - Xtal, resistor, capacitor, LED
  - PIC programmer
  - Platine d'essaie (Breadboard)







#### PIC, programmation assembleur



#### PIC, programmation assembleur

### **Integrated Development Environment (IDE)**

- IDE est un logiciel qui fonctionne sur un PC (Windows®, Mac OS®, Linux®) pour développer des applications pour les microcontrôleurs Microchip et les contrôleurs de signaux numériques.
- C'est ce qu'on appelle un environnement de développement intégré (IDE), car il fournit un «environnement» intégré unique pour développer du code pour les microcontrôleurs intégrés.

# Unité 1: Informatique Industrielle PIC, programmation assembleur

### Get familiar with Datasheet



## Révision de la fiche technique




#### High Performance RISC CPU Features:


- Only 35 single word instructions to learn
- · All instructions single-cycle except for program branches which are two-cycle
- · Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 1024 words of program memory
- · 68 bytes of Data RAM
- 64 bytes of Data EEPROM
- 14-bit wide instruction words
- 8-bit wide data bytes
- 15 Special Function Hardware registers
- · Eight-level deep hardware stack
- Direct, indirect and relative addressing modes
- · Four interrupt sources:
- External RB0/INT pin
- TMR0 timer overflow
- PORTB<7:4> interrupt-on-change
- Data EEPROM write complete


#### Peripheral Features:

- · 13 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- 25 mA sink max, per pin
- 25 mA source max, per pin
- TMR0: 8-bit timer/counter with 8-bit programmable prograder


#### Pin Diagrams











- \*\* W 3.0 Data EEPROM and Flash Program Memory
- IP 4.0 I/O Ports
- ∞ F 5.0 Timer0 Module

- 9.0 Master Synchronous Serial Port (MSSP) Module
- \$\mathbb{P}\$ 10.0 Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)
- ₱ 11.0 Analog-to-Digital Converter (A/D) Module
- IF 13.0 Comparator Voltage Reference Module
- 14.0 Special Features of the

  CPU
- 15.0 Instruction Set Summary
- IF 15.1 READ-MODIFY-WRITE OPERATIONS
- # 15.2 Instruction Descriptions

- Bit-priented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an opcode which specifies the instruction type and one or more operands which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 15-1, while the various opcode fields are summarized in Table 15-1.

Table 15-2 lists the instructions recognized by the MFASM™ Assembler. A complete description of each instruction is also available in the PIC® Mid-Range MCU Family Reference Manual (DS33023).

For byte-oriented instructions, T represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, 'to' represents a bit field designator which selects the bit affected by the operation, while 't' represents the address of the file in which the bit is located.

For literal and control operations, 'k' represents an eight or eleven-bit constant or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator trequency of 4 MHz, this gives a normal instruction execution time of 1 µs. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles with the second cycle executed as a sion.


Note: To maintain upward compatibility with future PIC16F87XA products, do not use the option and this instructions.

All instruction asymptotics can the formal found? In

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
£	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Dit address within an 6-bit file register
k	Literal field, constant data or label
×	Don't care location (= o or 1) The assembler will generate code with x = if is the recommended form of use for compatibility with all Microchip software too
d	Destination select, d = p: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
FO.	Power-down bit

#### FIGURE 15-1: GENERAL FORMAT FOI INSTRUCTIONS



# TABLE 15-1: OPCODE FIELD DESCRIPTIONS

'eur

Field	Description					
f	Register file address (0x00 to 0x7F)					
W	Working register (accumulator)					
b	Bit address within an 8-bit file register					
k	Literal field, constant data or label					
x	Don't care location (= 0 or 1).  The assembler will generate code with x = 0.  It is the recommended form of use for compatibility with all Microchip software tools					
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.					
PC	Program Counter					
TO	Time-out bit					
PD	Power-down bit					

TABLE 7-2: PIC16CXXX INSTRUCTION SET

Mnemo	onic,	Daniel de la constantina	Cycles	14-Bit Opcode				Status	
Operands		Description C		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REG	STER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff		Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff			,
NOP	-	No Operation	1 1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100		ffff	C	1,2
SUBWF	f, d	Subtract W from f	1 1	00	0010		ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110		ffff	0,50,2	1,2
XORWF	f, d	Exclusive OR W with f	1 1	00	0110		ffff	Z	1,2
	-,-	BIT-ORIENTED FILE REGIS	TER OPER	RATION	NS				-,-
BCF	f, b	Bit Clear f	1	01	0055	bfff			1,2
BSF	f, b	Bit Set f	1 1	01		bfff			1,2
			1 .						
BTFSC BTFSS	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BIFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	1100	bfff	IIII		3
		LITERAL AND CONTRO	L OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00		0000			
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	-	Return from Subroutine	2	00		0000			
SLEEP	_	Go into standby mode	1 1	00		0110		TO,PD	
SUBLW	k	Subtract W from literal	1 i	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1 1	11		kkkk		Z	

#### Assembler/Linker/Librarian User's Guide

#### 4.2.1 Control Directives

Control directives control how code is assembled.

- #include Include Additional Source File.......
- #undefine Delete a Substitution Label......
- bankisel Generate Indirect Bank Selecting Code (PIC12/16 MCUs)...
- constant Declare Symbol Constant......
- end End Program Block......

- pagesel Generate Page Selecting Code (PIC10/12/16 MCUs)......
- processor Set Processor Type ......
- set Define an Assembler Variable ......
- variable Declare Symbol Variable ......


#### 4.2.2 Conditional Assembly Directives

Conditional assembly directives permit sections of conditionally assembled. These are not run-time instructions like their C language counterparts. The which code is assembled, not how the code executes.


- else Begin Alternative Assembly Block to if Conditional ......
- endif End Conditional Assembly Block ......
- endw End a while Loop......
- if Begin Conditionally Assembled Code Block......
- ifdef Execute If Symbol Has Been Defined......

#### PIC, programmation assembleur

### Algorithme d'une boucle de délais




## Algorithme d'une boucle de délais et code assembleur



© H.

## Algorithme d'une boucle de délais et code assembleur



### PIC, programmation assembleur

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 → (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.  If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 Tcy instruction.


### Calcul du délais en secondes

- Avec un cristal de 20 M Hz, la période de l'oscillateur est de un .000 000 005 seconde, P=1/f
- Un cycle d'instruction prend 4 périodes d'oscillateur (information disponible dans le datasheet)
- Donc un cycle prend .000 000 2 secondes à exécuter
- Le nombre de cycle par instruction est disponible sur le jeu d'instruction
- Dans le petit programme de délais suivant, chaque boucle dure 3 cycles
- Le programme répète la boucle 100 fois, donc le délais dure 300 cycles
- Le délais total = 300 X .000 000 2 sec = .000 06 sec
- La valeur maximale du compteur est de 255 décimale ou FF hex.
- Le délais maximale d'une simple boucle est donc de 255 X 3 X .000 000 2 = .000 153 sec (153 micro secondes)

Alors comment faire pour obtenir un délais plus long ?


casino decfsz COUNT1,1 ;1 cycle goto casino ;2 cycles

## Algorithme d'une boucle de délais à 2 paliers




Si on ajoute un troisième boucle : 255 X 255 X 255 X 3 X .000 000 02= +- 10 secondes.

## Algorithme d'une boucle de délais à 3 paliers pour 1 sec



Total = 255 X 255 X 26 = +- 1.7M boucles ou +- 5M cycles 5M X .000 000 2 = 1sec

### Code asm pour boucle de 1 sec



COUNTY equ 08 h COUNTY equ 09 h COUNTZ equ 0A h

reserve emplacement mémoire pour compteur reserve emplacement mémoire pour compteur reserve emplacement mémoire pour compteur

movlw ff h
movwf COUNTX
movlw ff h
movwf COUNTY
movlw 1A h
movwf COUNTZ

; charge la valeur FF hex (=255 decimal) dans W
;pousse le contenu de W dans le compteur x
; charge la valeur FF hex (=255 decimal) dans W
;pousse le contenu de W dans le compteur y
; charge la valeur 1a hex (=26 decimal) dans W
;pousse le contenu de W dans le compteur z

decfsz COUNTX,1
goto casino
decfsz COUNTY,1
goto casino
decfsz COUNTZ,1
goto casino

;soustrait 1 de count1 .si le résultat =0
;rendez vous a l'instruction ayant "casino" comme
;soustrait 1 de count1 .si le résultat =0
;rendez vous a l'instruction ayant "casino" comme
;soustrait 1 de count1 .si le résultat =0
;rendez vous a l'instruction ayant "casino" comme

;instruction suivante se place ici


TABLE 7-2: PIC16CXXX INSTRUCTION SET

Mnem	onic.			14-Bit Opcode				Status	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1 1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C.DC.Z	1,2
SWAPE	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	0,20,2	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	Z	1,2
		BIT-ORIENTED FILE RE	GISTER OPER	RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01		bfff	ffff		3
		LITERAL AND CONT	TROL OPERATI	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00		0000			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00		0000			
SLEEP	-	Go into standby mode	1 1	00		0110		TO,PD	
SUBLW	k	Subtract W from literal	1 1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1 1	11		kkkk		Z	

# Unité 1: Informatique Industrielle PIC, programmation assembleur

### Les interruptions

#### Clignotant DEL avec délais







TABLE 7-2: PIC16CXXX INSTRUCTION SET

Mnem	Mnemonic, Description			14-Bit Opcode				Status	
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1 1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	ì	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1 i	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	l i	00	1100		ffff	Č	1,2
SUBWF	f, d	Subtract W from f	1 1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPE	f, d	Swap nibbles in f	1 1	00	1110		ffff	0,50,2	1,2
XORWE	f, d	Exclusive OR W with f	l i	00	0110		ffff	Z	1,2
	-,-	BIT-ORIENTED FILE R	REGISTER OPER	RATION					-,=
BCF	f, b	Bit Clear f	1	01	00bb	bfff			1,2
BSF	f, b	Bit Set f		01	++	bfff			1,2
				-					3
BTFSC BTFSS	f, b f, b	Bit Test f, Skip if Clear Bit Test f, Skip if Set	1 (2)	01		bfff			3
БІГОО	1, 0		1 (2)	01	1100	bfff	IIII		3
		LITERAL AND CON							
ADDLW	k	Add literal and W	1	11		kkkk		C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001		kkkk	Z	
CALL	k	Call subroutine	2	10		kkkk			
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10		kkkk			
IORLW	k	Inclusive OR literal with W	1	11		kkkk		Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	

# Choix multiple



échantillon	masse
1	66
2	81
3	71
4	75
5	88
6	79

## Sous routine avec table


movfw	echan	;pousser le # échantillon dans W
Call	table1	;sauter a la sous routine Table1
movwf	masse	;pousser le contenu de W dans masse


échantillon	masse
1	66
2	81
3	71
4	75
5	88
6	79

Table1	addwf nop	PCL	;additionné W a l'adresse pointé par le compteur de programme ;aucune opération
	retlw	D'66'	;retour avec la valeur 66d dans W
	retlw	D'81'	;retour avec la valeur 81d dans W
	retlw	D'71'	;retour avec la valeur 71d dans W
	retlw	D'75'	;retour avec la valeur 75d dans W
	retlw	D'88'	;retour avec la valeur 88d dans W
	retlw	D'79'	;retour avec la valeur 79d dans W

		échantillon	masse
Sous routine	7 0	66	
		2	81
->	W	3	71
-> movfw echan ;p	ousser le # échantillon dans W	4	75
	auter a la sous routine Table1	5	88
movwf masse ;p	ousser le contenu de W dans masse	6	79
PKT+1			
\	dditionné W a l'adresse pointé par le	compteur de	programme
	ucune opération		
/	etour avec la valeur 66d dans W		
retlw D'81' ;re	etour avec la valeur 81d dans W		
retlw D'71' ;re	etour avec la valeur 71d dans W		
retlw D'75' ;re	etour avec la valeur 75d dans W		
retlw D'88' ;re	etour avec la valeur 👫 d dans W		
retlw D'79' ;re	etour avec la valeur 79d dans W		


### Sous routine avec table





;pousser le # échantillon dans W ;sauter a la sous routine Table1 ;pousser le contenu de W dans masse

échantillon	masse
1	66
2	81
3	71
4 -	(15)
5	88
6	79



PCL+4

D'66'

D'81'

D'88'

D'79'

;additionné W a l'adresse pointé par le compteur de programme

;aucune opération

retour avec la valeur 66d dans W

;retour avec la valeur 81d dans W

retour avec la valeur 71d dans W

retour avec la valeur 75d dans W

retour avec la valeur 88d dans W

;retour avec la valeur 79d dans W

retlw

TABLE 7-2: PIC16CXXX INSTRUCTION SET

Mnemonic, Operands		Description		14-Bit Opcode				Status	
			Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	ì	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	l i	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1 1	00	1100	dfff	ffff	Č	1,2
SUBWF	f, d	Subtract W from f	l i	00	0010		ffff	C.DC.Z	1,2
SWAPE	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	0,50,2	1,2
XORWF	f, d	Exclusive OR W with f	l i	00	0110		ffff	Z	1,2
	-,-	BIT-ORIENTED FILE	REGISTER OPER	RATION	NS				-,-
BCF	f, b	Bit Clear f	1			bfff			1,2
BSF	f, b	Bit Set f		01	00bb	bfff			1,2
				-					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	TIDD	bfff	IIII		3
		LITERAL AND CO							
ADDLW	k	Add literal and W	1	11		kkkk		C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001		kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10		kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11		kkkk		Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00		0000			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

#### PIC, programmation assembleur

## Interruption

- Une interruption est une procédure ou un signal qui arrête le micro d'exécuter son programme pour laisser une sous-routine s'exécuter.
  - Sources d'interruptions
    - Interne: débordement d'un compteur
    - Externe: changement d'état d'une borne du micro