



uart_tx_reg	(0x0000 0400)	
	Reserved	data
31	7	7







## LSU\_controller table

opcode	address	write	read	mem	uart
0100 011	[11: 8] != 4'd4	1	0	1	0
0100 011	[11: 8] = 4'd4	1	0	0	1
0000 011	[11: 8] != 4'd4	0	1	1	0
0000 011	[11: 8] = 4'd4	0	1	0	1