
MIPS32 (MICROPROCESSOR WITHOUT INTERLOCKED PIPELINED STAGES) WITH GUI INTERFACE




COURSE: HDL BASED SYSTEM DESIGN

Submitted to:
Dr. Rita Mahajan
Ece Department
PEC, CHANDIGARH

Submitted by:
NAVNEET KUMAR (17105107)
PRATEEK GIRI (17105085)
TAVISH BHANDARI (17105094)

KEY POINTS ABOUT MIPS32 -


- RISC processor (Reduced instruction set Computer)
- Multicycle processor Two non-overlapping clocks
- 5-stage pipelining
- 32-bit Processor
- Instruction format: IR Register



5- STAGE PIPELINED ARCHITECTURE

Five stages of instruction execution Cycle

- 1. Instruction fetch and PC increment
- 2. Cycle Reading sources from the register file
- 3. Cycle Performing an ALU computation
- 4. Cycle Reading or writing (data) memory
- 5. Cycle 5 Storing data back to the register file



IF = Instruction Fetch

EX = Execute

WB = Register write back


ID = Instruction Decode

MEM = Memory access

NAMING CONVENTIONS -


• PC — Program counter NPC - New Program Counter EXECUTE MEM DECODE WRITE_BACK **FETCH** IF_ID ID_EX EX_MEM MEM_WB

COMPLETE 5-STAGE PIPELINED ARCHITECTURE



STAGE 1 - INSTRUCTION FETCH (IF)

```
// STAGE 1 -->> IF stage - Instruction FETCH
always @(posedge clk1)
  if(PSW[1] == 0)
  begin
      if((( EX MEM IR[31:26] == BEQZ) && (EX MEM cond == 1)) ||
         (( EX MEM IR[31:26] == BNEQZ) && (EX MEM cond == 0)))
       begin
           IF ID IR
                      <= #2 Mem[EX MEM ALUOut];
           PSW[2] <= #2 1'b1;
           IF ID NPC <= #2 EX MEM ALUOUT + 1;
                        <= #2 EX MEM ALUOut + 1;
       end
      else
       begin
          IF ID IR
                        <= #2 Mem[PC];
                        <= #2 PC + 1;
          IF ID NPC
          PC
                         \leq #2 PC + 1;
       end
   end
```



STAGE 2 - INSTRUCTION DECODE

MICRO-OPERATIONS:

```
      ID_EX_A
      Reg [IF_ID_IR[ rs ]]


      ID_EX_B
      Reg [IF_ID_IR[ rt ]]

      ID_EX_NPC
      IF_ID_NPC

      ID_EX_IR
      IF_ID_IR

      ID_EX_Imm
      sign-extend(IF_ID_IR15..0)
```

```
// STAGE 2 -->> ID stage - Instruction Decode
always @ (posedge clk2)
if(PSW[1] == 0)
    begin
     if ( IF ID IR[25:21] == 5'b000000) ID EX A <= 0;
                                                              // "rs"
     else ID EX A <= #2 Reg[IF ID IR[25:21]];
     if(IF ID IR[20:16] ==5'b000000) ID EX B <= 0;
                                                             // "rt"
     else ID EX B <= #2 Reg[IF ID IR[20:16]];
     ID EX NPC <= #2 IF ID NPC;
     ID EX IR <= #2 IF ID IR;
     ID EX Imm \leftarrow #2 {{16{IF ID IR[15]}}}, {IF ID IR[15:0]}};
    // Assigning type to the opcode which helps in later to optimize in
    // case statements
      case (IF ID IR[31:26])
        ADD, SUB, AND, OR, XOR, SLT, MUL, DIV: ID EX type <= #2 RR ALU;
        ADDI, SUBI, SLTI:
                                             ID EX type <= #2 RM ALU;
                                             ID EX type <= #2 LOAD;
         T.W:
         SW:
                                             ID EX type <= #2 STORE;
                                             ID EX type <= #2 BRANCH;
         BNEQZ, BEQZ:
         HLT:
                                             ID EX type <= #2 HALT;
                                             ID EX type <= #2 HALT;
        default:
  endcase
end
```




Initial Micro-operations

```
ID_EX_type => EX_MEM_type
ID_EX_type => EX_MEM_type
```

PSW[2] (taken branch flag) is reset

```
// STAGE 3 -->> EX stage - Execution stage
   always @ (posedge clk1)
      if (PSW[1] == 0)
        begin
       EX MEM type <= #2 ID EX type;
       EX MEM IR <= #2 ID EX IR;
       PSW[2] <= #2 0;
       case (ID EX type)
       RR ALU:
           begin
           case (ID EX IR[31:26])
                                   // "opcode"
```




R type instruction format:

31 26 25 21 20 16 15 11


opcode	Source 1	Source2	dost	unusad
	(A)	(B)	desi	unusea

Instructions	opcode
ADD	000000
SUB	000001
AND	000010
OR	000011
SLT	000100
MUL	000101
HLT	111111



```
31 26 25 21 20 16 15 11 0
opcode Source 1 Source 2 dest unused
```


```
RR ALU :
    begin
    case (ID EX IR[31:26]) // "opcode"
        ADD: {PSW[0], EX MEM ALUOut}
                                         <= #2 ID EX A + ID EX B;
        SUB: {PSW[0], EX MEM ALUOut}
                                        <= #2 ID EX A - ID EX B;
                EX MEM ALUOut
                                        <= #2 ID EX A & ID EX B;
        AND:
                EX MEM ALUOut
                                        <= #2 ID EX A | ID EX B;
        OR:
        XOR:
                EX MEM ALUOUT
                                        <= #2 ID EX A ^ ID EX B;
        SLT:
                EX MEM ALUOut
                                        <= #2 ID EX A < ID EX B;
        MUL:
                {PSW[0], EX MEM ALUOut} <= #2 ID EX A * ID EX B;
        DIV:
        begin
            if ( ID EX B == 0) //IF DIVISOR IS PSW[4]
                begin
                EX MEM type <= #2 HALT;
                                                     //CHANGE INSTRUTION TYPE TO HALT
                PSW[3]
                              <= #2 1:
                                                     // SET DIVIDE BY ZERO i.e PSW[4] FLAG TO 1
                EX MEM ALUOUT <= #2 32'hxxxxxxxx; //SET THE RESULT OF OPERATION AS UNKNOWN
                end
            else
                EX MEM ALUOut <= #2 ID EX A / ID EX B;
        end
        default: EX MEM ALUOut <= #2 32'hxxxxxxxx;</pre>
     endcase
    if (EX MEM ALUOut == 0) //checking for PSW[4] result
        PSW[4]<= #2 1;
    else
        PSW[4]<= #2 0;
    end
```



I type instruction format


31 20	5 25	21	20	16	15	0
a 10 a 20 a 10		Source 1		/D.\	lmm	(16 bi+)
opcode	(A)		Dest ((B)	lmm (16 bit	(10 bil)

Instructions	opcode
LW	000000
SW	000001
ADDI	000010
SUBI	000011
SLTI	000100
BNEQZ	000101
BEQZ	111111




31 2	6 25	21 20	16	15	0
opcode	Soui (A)	rce1 De	st (B)	lmm	


```
RM ALU :
   begin
    case(ID EX IR[31:26]) // ""opcode"
        ADDI: {PSW[0], EX MEM ALUOUt} <= #2 ID EX A + ID EX Imm;
        SUBI: {PSW[0], EX MEM ALUOUT} <= #2 ID EX A - ID EX Imm;
        SLTI: EX MEM ALUOUT <= #2 ID EX A < ID EX Imm;
        default: EX MEM ALUOut <= #2 32'hxxxxxxxx;</pre>
    endcase
    if (EX MEM ALUOut == 0) // checking whether the ALU result is zero or not
        PSW[4]<= #2 1; // SET THE ZERO FLAG
    else
        PSW[4]<= #2 0;
    end
LOAD, STORE:
    begin
    EX MEM ALUOUT <= #2 ID EX A + ID EX Imm;
    EX MEM B
                  <= #2 ID EX B;
    end
BRANCH:
    begin
    EX MEM ALUOut <= #2 ID EX NPC + ID EX Imm;
    EX MEM cond \langle = #2 \text{ (ID EX A == 0)};
    end
  endcase
```




STAGE 4: MEMORY




STAGE 4: MEMORY (CONT.)



STAGE 4: MEMORY (CONT.)




STAGE 4: MEMORY (CONT.)



STAGE 5: WRITE BACK

```
// stage 5: WB stage Write Back Stage
   always @(posedge clk1)
    begin
      if(PSW[2] == 0)
         case (MEM_WB_type)
                                                                 // "rd"
           RR ALU: Reg[MEM WB IR[15:11]] <= #2 MEM WB ALUOut;
           RM ALU: Reg[MEM WB IR[20:16]] <= #2 MEM WB ALUOut;
                                                                 // "rt"
            LOAD : Reg[MEM_WB_IR[20:16]] <= #2 MEM_WB_LMD;
                                                                 // "rt"
           HALT : PSW[1] <= #2 1'b1;
         endcase
    end
endmodule
```



EXAMPLE – ADD TWO NUMBERS

```
// initialize the memory bank i.e ROM

mlips.Mem[0] = 32'h2801000a; // ADDI R1, R0, num1

mips.Mem[1] = 32'h28020014; // ADDI R2, R0, num2

mips.Mem[2] = 32'h0ce77800; // NOP instruction

mips.Mem[3] = 32'h00221800; // ADD R3,R1,R2

mips.Mem[4] = 32'hfc000000; // HALT
```

OPCODE	SOURCE A	SOURCE	DESTINATI	NOT USED	NOT USED
		B(target)	16-bit opei	and for Immediate operand	
001010	00000	00001	00000	00000	01010
001010	00000	00010	00000	00000	10100
000011	00111	00111	00000	00000	00000
000000	00001	00010	00011	00000	00000
111111	000000	00000	00000	00000	00000

GUI FOR MIPS32

	CALCULATOR DEMONSTRATION USING MIPS32		
Input one in Decimal Format	Select the Desired Operand	Input two in Decimal Format	Generate Test Bench
input one in Decimal Format	Select the Desired Operand	input two in Decimal Format	Generate Test Bench
10	ADD	20	
	<pre>initial begin // initialize the register bank for(k = 0; k < 32; k = k + 1) mips.Reg[k] = k; // initialize the memory bank mips.Mem[0] = 32'h2801000a;</pre>		
	Click on Execute after verifying the test bench (User can edit the testbench if any changes)	Execute	
Flags	Zero Flag : 0 Divide by Zero Flag : 0 Carry Flag : 0		
Output = :	30		
	EXIT		

THANK YOU