

# Edge detection design project

02203 - Design of Digital Systems (Fall 2014)

#### Team 5 s918819 Nicolas Bøtkjær s073188 Anders Greve

Technical University of Denmark Department of Electrical Engineering

DTU Compute

Institut for Matematik og Computer Science

### Abstract

## Contents

1	Introduction	2
2	Theory         2.1 HW          2.2 MEM	3 4 4
3	Results         3.1 A	5 7 7
4	Conclusion	8
Bi	ibliography	9
$\mathbf{A}_{\mathbf{I}}$	ppendix	10
$\mathbf{A}$	1 gcd.vhdl	11
A	2.1 gcd res shr.vhdl	14

02203 Design of Digital Systems - Edge detection Report s<br/>918819 Nicolas Bøtkjær s<br/>073188 Anders Greve

# Chapter 1

### Introduction

Husk at builde 2 gange for at referencer og sidetal opdaterer ellers er resultatet  $\ref{eq:condition}$ 

# Chapter 2

# Theory

#### Time plan

Week	1	2	3	4	5	6	7
Work on Task 0							
Develop ASMD chart for HW-accelerator							
Draw block diagram							
Develop VHDL							
VHDL simulations							
Hard ware verification							
Design optimazation							
Optiontional expansion							
Documentation							

#### 2.1 HW

PUT some text put some cite [1, p.11 eq.2.6], [2, p.11 eq.2.6]

#### 2.2 MEM

Put some picture figure 2.1




Figure 2.1: A picture of Bagsværd Sø

A picture more figure 2.2 a reference to section 2.1




Figure 2.2: Some focal length stof a tikz picture (we only like because of vector graphic)

02203 Design of Digital Systems - Edge detection Report s<br/>918819 Nicolas Bøtkjær s<br/>073188 Anders Greve

# Chapter 3

## Results

In figure 3.1 the ASMD chart of the hardware accelerator of the Edge detector is seen.




Figure 3.1: ASMD chart for the edge detector hardware accelerator

#### 3.1 A

put some text

#### 3.2 B

put some text

02203 Design of Digital Systems - Edge detection Report s<br/>918819 Nicolas Bøtkjær s<br/>073188 Anders Greve

# Chapter 4

### Conclusion

put some text And some more text and some more text

# **Bibliography**

- [1] Pong P. Chu RTL HARDWARE DESIGN USING VHDL 2006 Wiley
- [2] Jens Sparsø Edge detector project description 2014 Note

# Appendix

#### A1 gcd.vhdl

```
Title : Finite state machine and datapath of the GCD
      Developers: Anders Greve(s073188) and Nicolas Bøtkjær (s918819)
      Purpose : This design is the FSM and Datapath of the Greatest
      Common Divisor
                 : Implementation of Euclids GCD algorithm with
     repeated subtration.
                 : Basic implemention without any optimization.
10 -
11 ---
      Revision : 02203 fall 2014 v.1
12 ---
13 ---
14 -
15
16 library IEEE;
17 use IEEE.STD_LOGIC_1164.ALL;
18 use IEEE.NUMERIC_STD.ALL;
20 ENTITY gcd IS
     PORT (clk:
                     IN std_logic;
                                               -- The clock signal.
21
                     IN std_logic;
                                               — Reset the module.
            reset:
                      IN std_logic;
                                               -- Start computation.
            req:
23
                      IN unsigned (7 \text{ downto } 0); — The two operands.
            AB:
2.4
                      OUT std_logic;
                                              -- Computation is
            ack:
               complete.
                     OUT unsigned (7 downto 0)); — The result.
27 END gcd;
29 architecture FSMD of gcd is
30 — FSMD States
```

Page 11 of 17

```
31 type state_type is ( InputA , LoadA , RegAdone , InputB , LoadB , CmpAB ,
      UpdateA , UpdateB , DoneC );
32 — Declare signals
33 signal reg_a, next_reg_b, reg_b: unsigned(7 downto 0);
signal state, next_state : state_type;
35
36 begin
     -- Combinatoriel logic
     CL: process (req,AB, state, reg_a, reg_b, reset)
38
     begin
39
         next\_reg\_a \le reg\_a;
40
         next\_reg\_b \le reg\_b;
41
         ack <= '0';
42
         C \ll (others =>'Z');
43
44
         case (state) is
45
            When InputA =>
46
                if req = '1' then
47
                   next_state <= LoadA;
                else
49
                   next_state <= InputA;
50
                end if;
51
            When LoadA =>
53
                next state <= RegAdone;
54
                next\_reg\_a \le AB;
            When RegAdone =>
                ack <= '1';
58
                if req = '0' then
59
                   next_state <= InputB;</pre>
60
                else
61
                   next_state <= RegAdone;</pre>
62
                end if;
            When InputB =>
65
                if req = '1' then
66
                   next_state <= LoadB;
67
                   next_state <= InputB;
69
                end if;
            When LoadB=>
72
                next_reg_b <= AB;
73
                next_state <= CmpAB;</pre>
74
75
            When CmpAB =>
76
                if reg_a = reg_b then
77
                   next_state <= DoneC;</pre>
```

```
elsif reg_a > reg_b then
79
                   next_state <= UpdateA;</pre>
80
                else
81
                   next_state <= UpdateB; — A < B
                end if;
83
84
             When UpdateA =>
85
                next_reg_a \ll reg_a - reg_b;
                next_state <= CmpAB;
87
             When UpdateB =>
                next_reg_b \le reg_b - reg_a;
90
                next state <= CmpAB;
91
92
             When DoneC =>
93
                C \leq reg_a;
                ack <= '1';
95
                if req = '0' then
                   next_state <= InputA;
                else
98
                   next_state <= DoneC;
99
                end if;
100
         end case;
      end process CL;
104
      -- Registers
      seq: process (clk, reset)
106
      begin
         if reset = '1' then
108
             state <= InputA;
                                        -- Reset to initial state
109
          elsif rising_edge(clk) then
            - Update all registers
111
             state <= next_state;
             reg_a <= next_reg_a;
             reg_b \le next_reg_b;
114
         end if;
115
116
      end process seq;
118 end fsmd;
```

#### $A2.1 \text{ gcd}_{res} \text{shr.vhdl}$

```
Title : Finite state machine and datapath of the GCD
     Developers: Anders Greve(s073188) and Nicolas Bøtkjær (s918819)
     Purpose : This design is the FSM and Datapath of the Greatest
      Common Divisor
                : Implementation of Euclids GCD algorithm with
     repeated subtration.
                 : Operator sharing is implementedd for both
10 -
     subtraction
               : and multiplexing.
11 ---
12 ---
      Revision : 02203 fall 2014 v.1
13 ---
14 ---
17 library IEEE;
18 use IEEE.STD_LOGIC_1164.ALL;
19 use IEEE.NUMERIC_STD.ALL;
21 ENTITY gcd IS
     PORT (clk:
                     IN std_logic;
                                              -- The clock signal.
22
                     IN std_logic;
                                              — Reset the module.
           reset:
23
                                              -- Start computation.
                     IN std_logic;
24
           req:
                     IN unsigned (7 downto 0); — The two operands.
           AB:
           ack:
                     OUT std_logic; — Computation is
26
              complete.
           C:
                     OUT unsigned (7 downto 0)); — The result.
28 END gcd;
29
```

```
30 architecture FSMD_res_sharing of gcd is
31 — FSMD States
32 type state_type is (InputA, LoadA, RegAdone, InputB, LoadB, CmpAB,
      UpdateA, UpdateB, DoneC);
33 — Declare signals
signal state, next_state : state_type;
35 signal reg_a, next_reg_b, reg_b : unsigned(7 downto 0);
36 signal op1, op2, Y: signed(8 downto 0); -- One extra bit to hold
      the sign-bit.
37 signal C_int : unsigned (7 downto 0);
38 signal ABorALU : std_logic;
40 begin
     -- Share the subtraction
41
     Y <= \ op1 \ - \ op2 \, ;
42
     -- Share the multiplexer (AB input or result from subtraction)
     C_int <= unsigned (Y(7 downto 0)) when ABorALU = '0' else AB;
44
45
     -- Combinatoriel logic
     CL: process (req, AB, state, reg_a, reg_b, C_int, Y, reset)
47
     begin
48
        -- Default values.
49
        C \ll (others =>'Z');
        ABorALU \le '0';
51
        next_reg_a <= reg_a;
        next_reg_b <= reg_b;</pre>
53
        ack <= \ '0';
        op1 <= \ signed ( \, '0 \, ' \ \& \ std\_logic\_vector ( reg\_a ) \, ) \, ;
        op2 <= signed('0' & std_logic_vector(reg_b));
56
57
         case (state) is
59
        When InputA =>
60
            if req = '1' then
               next_state <= LoadA;
            else
63
               next_state <= InputA;
64
            end if;
65
        When LoadA =>
67
            next_state <= RegAdone;
            next_reg_a <= C_int;
            ABorALU \le '1';
70
71
        When RegAdone =>
72
            ack <= '1';
73
            if req = '0' then
74
               next_state <= InputB;</pre>
75
            else
```

```
next_state <= RegAdone;
77
              end if;
78
          When InputB =>
80
              if req = '1' then
81
                 next_state <= LoadB;
82
              else
83
                 next_state <= InputB;</pre>
              end if;
85
86
          When LoadB=>
              next_state <= CmpAB;
88
              next\_reg\_b <= C\_int;
89
              ABorALU \le '1';
90
91
          When CmpAB =>
92
              if Y(8) = '1' then — If sign bit is set op2 > op1
93
                 next_state <= UpdateB;</pre>
94
              elsif Y(7 \text{ downto } 0) = 0 \text{ then}
                 next_state <= DoneC;
96
              else
97
                 next_state <= UpdateA;
98
              end if;
100
          When UpdateA =>
              op1 <= signed('0' & std_logic_vector(reg_a));
              op2 <= signed('0' & std_logic_vector(reg_b));
103
              next\_reg\_a \le C\_int;
104
              next_state <= CmpAB;
106
          When UpdateB =>
107
              op1 <= signed('0' & std_logic_vector(reg_b));
108
              op2 <= \ signed \left( \ '0 \ ' \ \& \ std\_logic\_vector \left( reg\_a \right) \right);
109
              next_reg_b <= C_int;
110
              next_state <= CmpAB;
111
112
          When DoneC =>
113
              ack <= '1';
114
              C \leq reg_a;
115
              if req = '0' then
116
                 next_state <= InputA;
117
              else
118
                 next_state <= DoneC;
119
              end if;
120
          end case;
      end process CL;
123
124
      -- Registers
125
```

```
seq: process (clk, reset)
126
      begin
127
          if reset = '1' then
128
             state <= InputA;
                                         -- Reset to initial state
          {\tt elsif \ rising\_edge(clk) \ then}
130
             state <= next_state;
131
             reg_a \le next_reg_a;
             reg_b \le next_reg_b;
         end if;
134
      end process seq;
135
137 end FSMD_res_sharing;
```