

## Edge detection design project

02203 - Design of Digital Systems (Fall 2014)

Team 5 s918819 Nicolas Bøtkjær s073188 Anders Greve

Technical University of Denmark Department of Electrical Engineering

### Abstract

### Contents

1	Introduction	2
2	Theory         2.1 HW          2.2 MEM	<b>3</b> 3
3	Results         3.1 A	<b>5</b> 5
4	Conclusion	6
$\mathbf{B}^{i}$	ibliography	7
$\mathbf{A}$	Appendix	
$\mathbf{A}$	1 gcd.vhdl	9
A	2.1 gcd res shr.vhdl	12

# Chapter 1

### Introduction

Husk at builde 2 gange for at referencer og sidetal opdaterer ellers er resultatet ??

## Chapter 2

## Theory

#### 2.1 HW

PUT some text put some cite [1, p.11 eq.2.6], [2, p.11 eq.2.6]

#### 2.2 MEM

Put some picture figure 2.1




Figure 2.1: A picture of Bagsværd Sø

A picture more figure 2.2 a reference to section 2.1




Figure 2.2: Some focal length stof a tikz picture (we only like because of vector graphic)

# Chapter 3

## Results

#### 3.1 A

put some text

#### 3.2 B

put some text

# Chapter 4

### Conclusion

put some text And some more text and some more text

# **Bibliography**

- [1] Pong P. Chu RTL HARDWARE DESIGN USING VHDL 2006 Wiley
- [2] Jens Sparsø Edge detector project description 2014 Note

# Appendix

#### A1 gcd.vhdl

```
: Finite state machine and datapath of the GCD
      Developers: Anders Greve(s073188) and Nicolas Bøtkjær (s918819)
                 : This design is the FSM and Datapath of the Greatest Common
      Purpose
     Divisor
                  : Implementation of Euclids GCD algorithm with repeated
      Notes
     subtration.
                  : Basic implemention without any optimization.
11 ---
                 : 02203 fall 2014 v.1
      Revision
12 ---
13 -
14 -
16 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
18
  use IEEE.NUMERIC_STD.ALL;
19
20 ENTITY gcd IS
                      IN std_logic;
                                                — The clock signal.
      PORT (clk:
21
                                                — Reset the module.
                      IN std logic;
22
                                                - Start computation.
                      IN std logic;
            req:
23
                      IN unsigned (7 downto 0); — The two operands.
            AB:
24
                      OUT std logic;
                                                — Computation is complete.
            ack:
            C:
                      OUT unsigned (7 downto 0)); — The result.
26
27 END gcd;
28
29 architecture FSMD of gcd is
30 --- FSMD States
31 type state_type is (InputA, LoadA, RegAdone, InputB, LoadB, CmpAB, UpdateA,
     UpdateB , DoneC );
32 — Declare signals
33 signal reg_a, next_reg_a, next_reg_b, reg_b : unsigned (7 downto 0);
signal state, next_state : state_type;
36 begin
  — Combinatoriel logic
```

```
CL: process (req ,AB, state , reg_a , reg_b , reset)
38
      begin
39
40
         next\_reg\_a \le reg\_a;
         next\_reg\_b \le reg\_b;
41
         ack \ll 0;
42
         C \ll (others =>'Z');
43
44
         case (state) is
45
             When InputA =>
46
                 if req = '1' then
47
                    next_state <= LoadA;
49
                    next_state <= InputA;
50
                 end if;
51
52
             When LoadA =>
                 next_state <= RegAdone;
54
                next\_reg\_a \le AB;
55
56
             When RegAdone =>
57
                 ack <= '1';
58
                 if req = '0' then
59
                    next_state <= InputB;</pre>
60
                 else
61
                    next_state <= RegAdone;
62
                 end if;
63
64
             When InputB =>
65
                 if req = '1' then
66
                    next_state <= LoadB;
                 else
68
                    {\tt next\_state} <= {\tt InputB}\,;
69
                 end if;
70
71
             When LoadB=>
72
                 next_reg_b \le AB;
73
                 next_state <= CmpAB;
75
             When CmpAB \Rightarrow
76
                 if reg_a = reg_b then
77
                    next_state <= DoneC;
78
                 elsif reg_a > reg_b then
79
                    next_state <= UpdateA;
80
                 else
81
                    next_state <= UpdateB; -- A < B
                 end if;
83
84
             When UpdateA =>
85
                 next_reg_a \ll reg_a - reg_b;
86
                 next_state <= CmpAB;
87
88
             When UpdateB =>
89
                 next_reg_b \le reg_b - reg_a;
                 next_state <= CmpAB;
91
92
             When DoneC =>
93
```

```
C \leq reg_a;
94
                 ack <= '1';
95
                 if req = '0' then
96
                    next_state <= InputA;</pre>
97
                 else
98
                    next\_state <= DoneC;
99
                 end if;
100
101
          end case;
      end process CL;
103
104
      -- Registers
105
      seq: process (clk, reset)
106
      begin
107
          if reset = '1' then
108
                                          -- Reset to initial state
             state <= InputA;
          elsif rising_edge(clk) then
             - Update all registers
111
             state <= next_state;
112
             reg\_a \le next\_reg\_a;
             reg\_b \le next\_reg\_b;
114
          end if;
115
116
      end process seq;
117
118 end fsmd;
```

#### $A2.1 \text{ gcd}_{res} \text{shr.vhdl}$

```
: Finite state machine and datapath of the GCD
      Developers: Anders Greve(s073188) and Nicolas Bøtkjær (s918819)
                 : This design is the FSM and Datapath of the Greatest Common
      Purpose
      Divisor
                   : Implementation of Euclids GCD algorithm with repeated
      Notes
      subtration.
                   : Operator sharing is implementedd for both subtraction
10 ---
                   : and multiplexing.
11 ---
12 ---
      Revision
                  : 02203 fall 2014 v.1
13 ---
14 ---
15 ---
  library IEEE;
18 use IEEE.STD_LOGIC_1164.ALL;
19 use IEEE.NUMERIC_STD.ALL;
20
21 ENTITY gcd IS
      PORT (clk:
                        IN std logic;
                                                  — The clock signal.
22
                        IN std logic;
                                                  — Reset the module.
             reset:
23
                        IN std_logic;
                                                  - Start computation.
24
             req:
                         \begin{tabular}{ll} IN & unsigned (7 & downto & 0); & --- & The & two & operands \, . \end{tabular} 
             AB:
                        OUT std_logic;
             ack:
                                                   — Computation is complete.
26
                        OUT unsigned (7 downto 0)); — The result.
             C:
27
28 END gcd;
30 architecture FSMD_res_sharing of gcd is
31 --- FSMD States
32 type state_type is (InputA, LoadA, RegAdone, InputB, LoadB, CmpAB, UpdateA,
      UpdateB , DoneC );
33 — Declare signals
signal state, next_state : state_type;
35 signal reg_a, next_reg_a, next_reg_b, reg_b : unsigned(7 downto 0);
36 signal op1, op2, Y: signed(8 downto 0); — One extra bit to hold the sign-bit
```

```
37 signal C_int : unsigned (7 downto 0);
38 signal ABorALU : std_logic;
39
40 begin
       - Share the subtraction
41
      Y <= op1 - op2;
42
      — Share the multiplexer (AB input or result from subtraction)
      C_{int} \le unsigned(Y(7 \text{ downto } 0)) \text{ when } ABorALU = '0' \text{ else } AB;
44
45
      -- Combinatoriel logic
46
      CL: process (req, AB, state, reg_a, reg_b, C_int, Y, reset)
47
      begin
48
            Default values.
49
         C \ll (others =>'Z');
50
         ABorALU \le '0';
51
         next\_reg\_a \le reg\_a;
52
         next_reg_b \le reg_b;
53
         ack <= '0';
54
         op1 <= signed('0' & std_logic_vector(reg_a));
         op2 <= signed('0' & std_logic_vector(reg_b));
56
         case (state) is
58
59
         When InputA =>
60
             if req = '1' then
61
                next_state <= LoadA;
63
                next_state <= InputA;
64
             end if;
65
         When LoadA \Longrightarrow
67
             next_state <= RegAdone;
68
             next\_reg\_a \le C\_int;
69
            ABorALU <= \ '1';
71
         When RegAdone =>
72
             ack <= '1';
             if req = '0' then
74
                next_state <= InputB;</pre>
75
             else
76
                next_state <= RegAdone;
77
             end if;
78
79
         When InputB =>
80
             if req = '1' then
                next_state <= LoadB;
82
             else
83
                next_state <= InputB;
84
             end if;
85
86
         When LoadB=>
87
             next_state <= CmpAB;
             next\_reg\_b \le C\_int;
             ABorALU \le '1';
90
91
         When CmpAB =>
92
```

```
if Y(8) = '1' then — If sign bit is set op2 > op1
93
                 {\tt next\_state} \, < = \, {\tt UpdateB} \, ;
94
              elsif Y(7 \text{ downto } 0) = 0 \text{ then}
95
                 next state <= DoneC;
96
              else
97
                 next_state <= UpdateA;
98
              end if;
99
100
          When UpdateA =>
              op1 <= signed ( \, '0 \, ' \, \& \, std\_logic\_vector ( reg\_a ) \, ) \, ;
102
              op2 <= signed('0' & std_logic_vector(reg_b));
              next\_reg\_a \ll C\_int;
104
              next_state <= CmpAB;
106
          When UpdateB =>
107
              op1 <= signed('0' & std_logic_vector(reg_b));
108
              op2 <= signed('0' & std_logic_vector(reg_a));
              next\_reg\_b \le C\_int;
110
              next_state <= CmpAB;
111
          When DoneC =>
              ack <= '1';
              C \leq reg_a;
115
              if req = '0' then
116
                 next_state <= InputA;
117
              else
                 next_state <= DoneC;
119
              end if;
120
          end case;
123
      end process CL;
124
       - Registers
125
      seq: process (clk, reset)
126
      begin
127
          if reset = '1' then
128
                                            - Reset to initial state
              state <= InputA;
129
          elsif rising_edge(clk) then
130
              state <= next_state;
              reg\_a \le next\_reg\_a;
133
              reg_b \le next_reg_b;
          end if;
134
      end process seq;
135
136
   end FSMD_res_sharing;
```