



### Default signal values:

```

finish <= 0
req <= 1
rw <= 1
addr_next <= addr_reg
addr_row_next <= addr_row_reg
addr_read_next <= addr_read_reg
pix_next <= pix_reg
dataW_next <= dataW_reg

```

