Chapter 8

8.1. The expressions for the inputs of the flip-flops are

$$D_2 = Y_2 = \overline{w}y_2 + \overline{y}_1\overline{y}_2$$

$$D_1 = Y_1 = w \oplus y_1 \oplus y_2$$

The output equation is

$$z = y_1 y_2$$

8.2. The excitation table for JK flip-flops is

Present					
state	w = 0		w = 1		Output
y_2y_1	J_2K_2	J_1K_1	J_2K_2	J_1K_1	z
00	1d	0d	1d	1d	0
01	0d	d0	0d	d1	0
10	d0	1d	d1	0d	0
11	d0	d1	d1	d0	1

The expressions for the inputs of the flip-flops are

$$\begin{array}{rcl} J_2 & = & \overline{y}_1 \\ K_2 & = & w \\ J_1 & = & \overline{w}y_2 + w\overline{y}_2 \\ K_1 & = & J_1 \end{array}$$

The output equation is

$$z = y_1 y_2$$

8.3. A possible state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	Е	C	0	0
C	Е	D	0	0
D	Е	D	0	1
E	F	В	0	0
F	A	В	0	1

8.4. VHDL code for the solution given in problem 8.3 is

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY prob8_4 IS
    PORT (Clock: IN
                        STD_LOGIC;
          Resetn: IN
                        STD_LOGIC;
                 : IN
                        STD_LOGIC;
                 : OUT STD_LOGIC);
END prob8_4;
ARCHITECTURE Behavior OF prob8_4 IS
   TYPE State_type IS (A, B, C, D, E, F);
    SIGNAL y : State_type;
BEGIN
   PROCESS (Resetn, Clock)
   BEGIN
      IF Resetn = '0' THEN
         y \ll A;
      ELSIF Clock'EVENT AND Clock = '1' THEN
         CASE y IS
            WHEN A = >
               IF w = '0' THEN y \le A;
               ELSE y \le B;
               END IF;
            WHEN B =>
               IF w = '0' THEN y \le E;
               ELSE y \leq C;
               END IF;
             WHEN C =>
               IF w = '0' THEN y \le E;
               ELSE y \leq D;
               END IF;
             WHEN D =>
               IF w = '0' THEN y \le E;
               ELSE y \leq D;
               END IF;
            WHEN E =>
               IF w = '0' THEN y \le F;
               ELSE y \leq B;
               END IF:
            WHEN F =>
               IF w = '0' THEN y \le A;
               ELSE y \le B;
               END IF;
         END CASE;
      END IF;
   END PROCESS;
    ... con't
```

```
PROCESS ( y, w )
BEGIN

IF (y = D AND w = '1') OR (y = F AND w = '1') THEN

z <= '1';

ELSE

z <= '0';

END IF;

END PROCESS;

END Behavior;
```

8.5. A minimal state table is

Present state	Next State $w = 0$ $w = 1$		Output z
A	A	В	0
В	E	C	0
C	D	C	0
D	A	F	1
E	A	F	0
F	Е	C	1

8.6. An initial attempt at deriving a state table may be

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	D	C	0	0
C	D	C	1	0
D	A	E	0	1
Е	D	C	0	0

States B and E are equivalent; hence the minimal state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	В	0	0
В	D	C	0	0
C	D	C	1	0
D	A	В	0	1

8.7. For Figure 8.51 have (using the straightforward state assignment):

	Present	Next		
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	z
A	000	0 0 1	010	1
В	0 0 1	0 1 1	101	1
C	010	101	100	0
D	0 1 1	0 0 1	110	1
E	100	101	010	0
F	101	100	0 1 1	0
G	1 1 0	101	110	0

This leads to

$$\begin{array}{rcl} Y_3 & = & \overline{w}y_3 + \overline{y}_1y_2 + wy_1\overline{y}_3 \\ Y_2 & = & wy_3 + w\overline{y}_1\overline{y}_2 + wy_1y_2 + \overline{w}y_1\overline{y}_2\overline{y}_3 \\ Y_1 & = & \overline{y}_3\overline{w} + \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z & = & y_1\overline{y}_3 + \overline{y}_2\overline{y}_3 \end{array}$$

For Figure 8.52 have

	Present	Next		
	state	w = 0	w = 1	Output
	y_2y_1	Y_2Y_1	Y_2Y_1	z
A	0 0	0 1	10	1
В	0 1	0 0	1 1	1
С	10	1 1	10	0
F	1 1	10	0 0	0

This leads to

$$\begin{array}{rcl} Y_2 & = & \overline{w}y_2 + \overline{y}_1y_2 + w\overline{y}_2 \\ Y_1 & = & \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z & = & \overline{y}_2 \end{array}$$

Clearly, minimizing the number of states leads to a much simpler circuit.

8.8. For Figure 8.55 have (using straightforward state assignment):

	Present		Next stat	e		_
	state	DN=00	01	10	11	Output
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$				z
S 1	0000	0000	0010	0001	1	0
S2	0001	0001	0011	0100	_	0
S 3	0010	0010	0101	0110	_	0
S4	0011	$0\ 0\ 0\ 0$	_	_	_	1
S5	0100	0010	_	_	_	1
S 6	0101	0101	0 1 1 1	1000	_	0
S 7	0110	0000	_	_	_	1
S 8	0111	0000	_	_	_	1
S 9	1000	0010	_	_	_	1

The next-state and output expressions are

$$\begin{array}{rcl} Y_4 & = & Dy_3 \\ Y_3 & = & Dy_1 + Dy_2 + Ny_2 + \overline{D}y_3\overline{y}_2y_1 \\ Y_2 & = & N\overline{y}_2 + y_3\overline{y}_1 + \overline{N}\overline{y}_3y_2\overline{y}_1 \\ Y_1 & = & Ny_2 + D\overline{y}_2\overline{y}_1 + \overline{D}\overline{y}_2y_1 \\ z & = & y_4 + y_1y_2 + \overline{y}_1y_3 \end{array}$$

Using the same approach for Figure 8.56 gives

	Present		Next sta	ate		
	state	DN=00	01	10	11	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$			z	
S 1	000	000	010	0 0 1	1	0
S2	0 0 1	001	0 1 1	100	_	0
S 3	010	010	001	0 1 1	_	0
S4	0 1 1	000	_	_	_	1
S5	100	010	_	_	_	1

The next-state and output expressions are:

$$\begin{array}{rcl} Y_3 & = & D\overline{y}_2y_1 \\ Y_2 & = & y_3 + \overline{N}y_2\overline{y}_1 + N\overline{y}_2 \\ Y_1 & = & \overline{D}\overline{y}_2y_1 + Ny_2\overline{y}_1 + D\overline{y}_3\overline{y}_1 \\ z & = & y_3 + y_2y_1 \end{array}$$

These expressions define a circuit that has considerably lower cost that the circuit resulting from Figure 8.55.

8.9. To compare individual bits, let $k=w_1\oplus w_2$. Then, a suitable state table is

Present	Next state		Output z	
state	k = 0	k = 1	k = 0	k = 1
A	В	A	0	0
В	C	A	0	0
C	D	A	0	0
D	D	A	1	0

The state-assigned table is

Present	Next State		Output	
state	k = 0	k = 1	k = 0	k = 1
y_2y_1	Y_2Y_1	Y_2Y_1	z	z
00	01	00	0	0
01	10	00	0	0
10	11	00	0	0
11	11	00	1	0

The next-state and output expressions are

$$\begin{array}{rcl} Y_2 & = & \overline{k}y_1 + \overline{k}y_2 \\ Y_1 & = & \overline{k}\overline{y}_1 + \overline{k}y_2 \\ z & = & \overline{k}y_1y_2 \end{array}$$

8.10. VHDL code for the solution given in problem 8.9 is

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY prob8_10 IS
    PORT (Clock: IN
                         STD_LOGIC;
           Resetn: IN
                         STD_LOGIC;
           w1, w2: IN
                         STD_LOGIC;
                  : OUT STD_LOGIC);
END prob8_10;
ARCHITECTURE Behavior OF prob8_10 IS
    TYPE State_type IS ( A, B, C, D );
    SIGNAL y : State_type ;
   SIGNAL k : STD_LOGIC ;
    \dots con \dot{}t
```

```
BEGIN
    k \le w1 \text{ XOR } w2;
    PROCESS (Resetn, Clock)
    BEGIN
       IF Resetn = '0' THEN
          y \ll A;
       ELSIF (Clock'EVENT AND Clock = '1') THEN
          CASE y IS
             WHEN A = >
                IF k = '0' THEN y \le B;
                ELSE y \leq A;
                END IF;
             WHEN B =>
                IF k = '0' THEN y \le C;
                ELSE y \leq A;
                END IF;
             WHEN C =>
                IF k = '0' THEN y \le D;
                ELSE y \leq A;
                END IF;
             WHEN D =>
                IF k = '0' THEN y \le D;
                ELSE y \leq A;
                END IF;
          END CASE;
       END IF;
    END PROCESS;
    z \le 1' WHEN y = D AND k = 0' ELSE 0';
END Behavior;
```

8.11. A possible minimum state table for a Moore-type FSM is

Present	Next	Output	
state	w = 0	w = 1	Z
A	В	С	0
В	D	E	0
C	E	D	0
D	F	G	0
E	F	F	0
F	A	A	0
G	A	A	1

8.12. A minimum state table is shown below. We assume that the 3-bit patterns do not overlap.

Present	Next	Output	
state	w = 0	w = 1	p
A	В	С	0
В	D	E	0
C	E	D	0
D	A	F	0
E	F	A	0
F	В	C	1


8.13. VHDL code for the solution given in problem 8.12 is

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY prob8_13 IS
    PORT (Clock: IN
                        STD_LOGIC:
          Resetn: IN
                        STD_LOGIC;
                : IN
                        STD_LOGIC;
                 : OUT STD_LOGIC);
END prob8_13;
ARCHITECTURE Behavior OF prob8_13 IS
    TYPE State_type IS (A, B, C, D, E, F);
   SIGNAL y : State_type ;
BEGIN
   PROCESS (Resetn, Clock)
    BEGIN
       IF Resetn = '0' THEN
         y \ll A;
       ELSIF (Clock'EVENT AND Clock = '1') THEN
         CASE y IS
             WHEN A =>
               IF w = '0' THEN y \le B;
               ELSE y \leq C;
               END IF;
            WHEN B =>
               IF w = '0' THEN y \le D;
               ELSE y \leq E;
               END IF;
            WHEN C =>
               IF w = '0' THEN y \le E;
               ELSE y \leq D;
               END IF;
```

...con't

```
WHEN D =>
               IF w = '0' THEN y \le A;
               ELSE y \le F;
               END IF;
            WHEN E =>
               IF w = '0' THEN y \le F;
               ELSE y \leq A;
               END IF;
            WHEN F =>
               IF w = '0' THEN y \le B;
               ELSE y \leq C;
               END IF;
          END CASE;
       END IF;
    END PROCESS;
    p \le '1' WHEN y = F ELSE'0';
END Behavior;
```

8.14. The timing diagram is



8.15. The state table corresponding to Figure P8.1 is

Next state		Output
w = 0	w = 1	z
С	D	0
В	A	0
D	A	0
C	В	1
	w = 0 C B D	$w = 0 w = 1$ $\begin{array}{ccc} C & D \\ B & A \\ D & A \end{array}$

Using one-hot encoding, the state-assigned table is

	Present	Next		
	state	w = 0	w = 1	Output
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	z
A	0001	0100	1000	0
В	0010	0010	$0\ 0\ 0\ 1$	0
C	0100	1000	$0\ 0\ 0\ 1$	0
D	1000	0100	0010	1

The next-state expressions are

$$\begin{array}{rcl} D_4 & = & Y_4 = \overline{w}y_3 + wy_1 \\ D_3 & = & Y_3 = \overline{w}(y_1 + y_4) \\ D_2 & = & Y_2 = \overline{w}y_2 + wy_4 \\ D_1 & = & Y_1 = w(y_2 + y_1) \end{array}$$

The output is given by $z = y_4$.

- 8.16. The state-assignment given in problem 8.15 can be used, except that the state variable y_1 should be complemented. Thus, the state assignment will be $y_4y_3y_2y_1=0000,0011,0101$, and 1001, for the states A,B,C, and D, respectively. The circuit derived in problem 8.15 can be used, except that the signal for the state variable y_1 should be taken from the \overline{Q} output of flip-flop 1, rather than from its Q output.
- 8.17. The partitioning process gives

$$\begin{array}{rcl} P_1 & = & (ABCDEFG) \\ P_2 & = & (ABD)(CEFG) \\ P_3 & = & (ABD)(CEG)(F) \\ P_4 & = & (ABD)(CEG)(F) \end{array}$$

The minimum state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
A	A	С	0	0
C	F	C	0	1
F	C	A	0	1

8.18. The partitioning process gives

$$\begin{array}{lcl} P_1 & = & (ABCDEFG) \\ P_2 & = & (ADG)(BCEF) \\ P_3 & = & (AG)(D)(B)(CE)(F) \\ P_4 & = & (A)(G)(D)(B)(CE)(F) \end{array}$$

The minimized state table is

Present	Next	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1	
A	В	С	0	0	
В	D	_	0	1	
C	F	C	0	1	
D	В	G	0	0	
F	C	D	0	1	
G	F	_	0	0	

8.19. An implementation for the Moore-type FSM in Figures 8.5.7 and 8.5.6 is given in the solution for problem 8.8. The Mealy-type FSM in Figure 8.58 is described in the form of a state table as

Present	Next state			resent Next state Output z				
state	DN=00	01	10	11	00	01	10	11
S 1	S1	S3	S2	_	0	0	0	1
S2	S2	S 1	S 3	_	0	1	1	_
S 3	S3	S2	S 1	_	0	0	1	_

The state-assigned table is

Present		Next st	tate			Ou	tput	
state	DN=00	01	10	11	00	01	10	11
$y_{2}y_{1}$	Y_2Y_1	Y_2Y_1	Y_2Y_1	Y_2Y_1	z	z	z	z
00	00	10	01	_	0	0	0	_
01	01	00	10	_	0	1	1	_
10	10	01	00	_	0	0	1	_

The next-state and output expressions are

$$Y_{2} = Dy_{1} + \overline{D}y_{2}\overline{N} + N\overline{y}_{2}\overline{y}_{1}$$

$$Y_{1} = Ny_{2} + \overline{D}y_{1}\overline{N} + D\overline{y}_{2}\overline{y}_{1}$$

$$z = Dy_{1} + Dy_{2} + Ny_{1}$$

In this case, choosing the Mealy model results in a simpler circuit.

8.20. Use w as the clock. Then the state table is

Present state	Next state	Output $z_1 z_0$
A	В	0 0
В	C	10
C	D	0 1
D	A	1 1

The state-assigned table is


Present state y_1y_0	Next state Y_1Y_0	Output $z_1 z_0$
0 0	1 0	0 0
1 0	0 1	1 0
0 1	1 1	0 1
1 1	0 0	1 1

The next-state expressions are

$$Y_1 = \overline{y}_1$$

$$Y_2 = y_1 \oplus y_2$$


The resulting circuit is



8.21. From the state-assigned table given in the solution to Problem 8.20, the excitation table for JK flip-flops is

Present state y_1y_0	Flip-flo J_1K_1	op inputs J_0K_0	Output $z_1 z_0$
0 0 1 0 0 1 1 1	$\begin{array}{c} 1 \ d \\ d \ 1 \\ 1 \ d \\ d \ 1 \end{array}$	$egin{array}{ccc} 0 \ d \ 1 \ d \ d \ 0 \ d \ 1 \end{array}$	0 0 1 0 0 1 1 1


The flip-flop inputs are $J_1=K_1=1$ and $J_2=K_2=y_1.$ The resulting circuit is



8.22. From the state-assigned table given in the solution to Problem 8.20, the excitation table for T flip-flops is

Present state y_1y_0		o-flop outs T_0	Output $z_1 z_0$
0 0	1	0	0 0
1 0	1	1	1 0
0 1	1	0	0 1
1 1	1	1	1 1

The flip-flop inputs are $T_1=1$ and $T_2=y_1.$ The resulting circuit is



8.23. The state diagram is

Pı	resent	Next	Next state		
5	state	w = 0	w = 1	$z_2 z_1 z_0$	
	A	A	В	000	
	В	В	C	0 0 1	
	C	C	D	010	
	D	D	E	0 1 1	
	E	E	F	100	
	F	F	A	101	

The state-assigned table is

Present	Next		
state	w = 0	w = 1	Output
$y_2y_1y_0$	Y_2Y	$z_2 z_1 z_0$	
000	000	001	000
001	0 0 1	010	001
010	010	0 1 1	010
0 1 1	0 1 1	100	0 1 1
100	100	101	100
101	101	$0\ 0\ 0$	101

The next-state expressions are

$$\begin{array}{rcl} Y_2 & = & \overline{y}_0 y_2 + \overline{w} y_2 + w y_0 y_1 \\ Y_1 & = & \overline{y}_0 y_1 + \overline{w} y_1 + w y_0 \overline{y}_1 \overline{y}_2 \\ Y_0 & = & \overline{w} y_0 + w \overline{y}_0 \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.24. Using the state-assigned table given in the solution for problem 8.23, the excitation table for JK flip-flops is

Present		Flip-flop inputs					
state		w = 0			w = 1		Outputs
$y_2y_1y_0$	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	$z_2 z_1 z_0$
000	0 d	0 d	0 d	0 d	0 d	1 <i>d</i>	000
001	0 d	0 d	d 0	0 d	1 d	d 1	001
010	0 d	d 0	0 d	0 d	d 0	1 d	010
011	0 d	d 0	d 0	1 d	d 1	d 1	011
100	d 0	0 d	0 d	d 0	0 d	1 d	100
101	d 0	0 d	d 0	d 1	0 d	d 1	101

The expressions for the inputs of the flip-flops are

$$\begin{array}{rcl} J_2 & = & wy_1y_0 \\ K_2 & = & wy_2y_0 \\ J_1 & = & w\overline{y}_2y_0 \\ K_1 & = & wy_0 \\ J_0 & = & w \\ K_0 & = & w \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.25. Using the state-assigned table given in the solution for problem 8.23, the excitation table for T flip-flops is

Present	Flip-flo		
state	w = 0 $w = 1$		Outputs
$y_2y_1y_0$	$T_2T_1T_0$	$T_2T_1T_0$	$z_2 z_1 z_0$
000	000	001	000
001	000	011	001
010	000	001	010
011	000	111	011
100	000	001	100
101	000	101	101

The expressions for T inputs of the flip-flops are

$$T_2 = wy_1y_0 + wy_2y_0$$

$$T_1 = w\overline{y}_2y_0$$

$$T_0 = w$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.26. The state diagram is

Present	Next	Count	
state	w = 0	w = 1	
A	Н	C	0
В	Α	D	1
C	В	E	2
D	C	F	3
E	D	G	4
F	E	Н	5
G	F	A	6
Н	G	В	7

The state-assigned table is

	Present	Next		
	state	w = 0	w = 1	Output
	$y_2y_1y_0$	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	$z_2 z_1 z_0$
A	000	111	010	000
В	0 0 1	000	0 1 1	0 0 1
C	010	0 0 1	100	010
D	0 1 1	010	101	0 1 1
E	100	0 1 1	110	100
F	101	100	111	101
G	110	101	$0 \ 0 \ 0$	110
Н	111	110	0 0 1	111

The next-state expressions (inputs to D flip-flops) are

$$\begin{array}{lll} D_2 &= Y_2 &= w\overline{y}_2y_1 + \overline{w}y_2y_1 + wy_2\overline{y}_1 + \overline{w}y_2y_0 + \overline{y}_2\overline{y}_1\overline{y}_0w \\ D_1 &= Y_1 &= w\overline{y}_1 + \overline{y}_1\overline{y}_0 + \overline{w}y_1y_0 \\ D_0 &= Y_0 &= \overline{y}_0\overline{w} + y_0w \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.27. From the state-assigned table given in the solution to problem 8.26, the excitation table for JK flip-flops is

Present		Flip-flop inputs					
state		w = 0			w = 1		Outputs
$y_2y_1y_0$	J_2K_2	J_1K_1	J_0K_0	J_2K_2	J_1K_1	J_0K_0	$z_2 z_1 z_0$
000	1 d	1 d	1 d	0 d	1 d	0 d	000
001	0 d	0 d	d 1	0 d	1 d	d 0	001
010	0 d	d 1	1 d	1 d	d 1	0 d	010
011	0 d	d 0	d 1	1 d	d 1	d 0	011
100	d 1	1 d	1 d	$d \ 0$	1 d	0 d	100
101	d 0	0 d	d 1	d 0	1 d	d 0	101
110	d 0	d 1	1 d	d 1	d 1	0 d	110
111	d 0	$d \ 0$	d 1	d 1	d 1	d 0	111

The expressions for J and K inputs to the three flip-flops are

$$\begin{array}{rcl} J_2 & = & y_1w + \overline{y}_1\overline{y}_0\overline{w} \\ K_2 & = & J_2 \\ J_1 & = & w + \overline{y}_0 \\ K_1 & = & J_1 \\ J_0 & = & \overline{w} \\ K_0 & = & J_0 \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.28. From the state-assigned table given in the solution to problem 8.26, the excitation table for T flip-flops is

Present	Flip-flo		
state	w = 0	w = 1	Outputs
$y_2y_1y_0$	$T_2T_1T_0$	$T_2T_1T_0$	$z_2 z_1 z_0$
000	111	010	000
001	001	010	001
010	011	110	010
011	001	110	011
100	111	010	100
101	001	010	101
110	011	110	110
111	001	110	111

The expressions for T inputs of the flip-flops are

$$T_2 = \overline{y}_1 \overline{y}_0 \overline{w} + y_1 w$$

$$T_1 = w + \overline{y}_0$$

$$T_0 = \overline{w}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.

8.29. The next-state and output expressions are

$$D_1 = Y_1 = w(y_1 + y_2)$$

$$D_2 = Y_2 = w(\overline{y}_1 + \overline{y}_2)$$

$$z = y_1 \overline{y}_2$$

$$z = y_1 \overline{y}_2$$

The corresponding state-assigned table is

Present	Next		
state	w = 0	w = 1	Output
y_2y_1	Y_2Y_1	Y_2Y_1	z
0 0	0 0	10	0
0.1	0 0	1 1	1
10	0 0	1 1	0
1 1	0 0	0 1	0

This leads to the state table

P	resent	Next	Output	
	state	w = 0	w = 1	z
	A	A	С	0
	В	A	D	1
	C	A	D	0
	D	A	В	0

The circuit produces z=1 whenever the input sequence on w comprises a 0 followed by an even number of 1s.

8.30. The VHDL code based on the style of code in Figure 8.29 is

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY prob8_30 IS
   PORT (Clock: IN
                        STD_LOGIC;
          Resetn: IN
                        STD_LOGIC;
          N, D : IN STD_LOGIC;
                 : OUT STD_LOGIC);
          Z
END prob8_30;
ARCHITECTURE Behavior OF prob8_30 IS
   TYPE State_type IS (S1, S2, S3, S4, S5);
   SIGNAL y : State_type ;
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
       IF Resetn = '0' THEN
          y \le S1;
       ELSIF (Clock'EVENT AND Clock = '1') THEN
         CASE y IS
             WHEN S1 = >
               IF N = '1' THEN y \le S3;
               ELSIF D = '1' THEN y \le S2;
               ELSE y \le S1;
               END IF:
             WHEN S2 =>
               IF N = '1' THEN y \le S4;
               ELSIF D = '1' THEN y \le 55;
               ELSE y \le S2;
               END IF;
             WHEN S3 = >
               IF N = '1' THEN y \le S2;
               ELSIF D = '1' THEN y \le S4;
               ELSE y \le S3;
               END IF;
             WHEN S4 = >
               y \le S1;
             WHEN S5 =>
               y \le S3;
          END CASE;
       END IF;
    END PROCESS;
    z \le 1' WHEN y = S4 OR y = S5 ELSE '0';
END Behavior:
```

```
8.31. The VHDL code based on the style of code in Figure 8.33 is
        LIBRARY ieee;
         USE ieee.std_logic_1164.all;
        ENTITY prob8_32 IS
             PORT (Resetn, Clock: IN
                                       STD_LOGIC;
                   N, D : IN STD_LOGIC;
                                : OUT STD_LOGIC);
        END prob8_32;
         ARCHITECTURE Behavior OF prob8_32 IS
             TYPE State_type IS (S1, S2, S3);
             SIGNAL y : State_type;
         BEGIN
             PROCESS (Resetn, Clock)
             BEGIN
                IF Resetn = '0' THEN y \le S1;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                   CASE y IS
                      WHEN S1 = >
                         IF N = '1' THEN y <= S3;
                         ELSIF D = '1' THEN y \le S2;
                         ELSE y \le S1; END IF;
                      WHEN S2 =>
                         IF N = '1' THEN y \le S1;
                         ELSIF D = '1' THEN y \le S3;
                         ELSE y \le S2; END IF;
                      WHEN S3 = >
                         IF N = '1' THEN y \le S2;
                         ELSIF D = '1' THEN y \le S1;
                         ELSE y \le S3; END IF;
                   END CASE:
                END IF;
             END PROCESS;
            z \le '1' WHEN (y = S2 AND (D = '1' OR N = '1')) OR (y = S3 AND D = '1') ELSE '0';
        END Behavior;
8.32. The VHDL code based on the style of code in Figure 8.29 is
         LIBRARY ieee;
         USE ieee.std_logic_1164.all;
        ENTITY prob8_32 IS
            PORT (Clock: IN
                                 STD_LOGIC;
                   Resetn: IN
                                 STD_LOGIC;
                   N, D : IN
                                 STD_LOGIC;
                           : OUT STD_LOGIC);
        END prob8_32;
```


...con't


```
ARCHITECTURE Behavior OF prob8_32 IS
             TYPE State_type IS (S1, S2, S3);
             SIGNAL y : State_type;
         BEGIN
             PROCESS (Resetn, Clock)
             BEGIN
                IF Resetn = '0' THEN
                   y \le S1;
                ELSIF Clock'EVENT AND Clock = '1' THEN
                   CASE y IS
                       WHEN S1 = >
                         IF N = '1' THEN y \le S3;
                         ELSIF D = '1' THEN y \le S2;
                         ELSE y \le S1;
                         END IF;
                       WHEN S2 =>
                         IF N = '1' THEN y \le S1;
                         ELSIF D = '1' THEN y \le S3;
                         ELSE y \le S2;
                         END IF;
                       WHEN S3 = >
                         IF N = '1' THEN y \le S2;
                         ELSIF D = '1' THEN y \le S1;
                         ELSE y \le S3;
                         END IF;
                   END CASE;
                END IF;
             END PROCESS;
             z \le 1' WHEN (y = S2 AND (D = '1' OR N = '1')) OR (y = S3 AND D = '1') ELSE '0';
         END Behavior;
8.33. The VHDL code based on the style of code in Figure 8.33 is
         LIBRARY ieee;
         USE ieee.std_logic_1164.all;
         ENTITY prob8_33 IS
             PORT (Clock: IN
                                 STD_LOGIC;
                    Resetn: IN
                                  STD_LOGIC;
                    N, D : IN
                                 STD_LOGIC;
                           : OUT STD_LOGIC);
         END prob8_33;
         ARCHITECTURE Behavior OF prob8_33 IS
             TYPE State_type IS (S1, S2, S3);
             SIGNAL y_present, y_next : State_type ;
             ... con't
```

```
BEGIN
              PROCESS (N, D, y_present)
              BEGIN
                 CASE y_present IS
                    WHEN S1 =>
                       IF N = '1' THEN y_next <= S3;
                       ELSIF D = '1' THEN y_{next} \le S2;
                       ELSE y_next \leq S1;
                       END IF;
                    WHEN S2 =>
                       IF N = '1' THEN y_next <= S1;
                       ELSIF D = '1' THEN y_next \le S3;
                       ELSE y_next \leq S2;
                       END IF;
                    WHEN S3 = >
                       IF N = '1' THEN y_next <= S2;
                       ELSIF D = '1' THEN y_next <= S1;
                       ELSE y_next \leq S3;
                       END IF;
                 END CASE;
              END PROCESS;
              PROCESS (Clock, Resetn)
              BEGIN
                 IF Resetn = '0' THEN
                    y_present \le S1;
                 ELSIF Clock'EVENT AND Clock = '1' THEN
                    y_present <= y_next;</pre>
                 END IF;
              END PROCESS;
              z \le '1' \text{ WHEN (y\_present} = S2 \text{ AND (D} = '1' \text{ OR N} = '1')) \text{ OR}
                 (y\_present = S3 AND D = '1') ELSE '0';
         END Behavior;
8.34. VHDL code for the FSM in Figure P8.1 is
         LIBRARY ieee:
         USE ieee.std_logic_1164.all;
         ENTITY prob8_34 IS
             PORT (Clock: IN
                                   STD_LOGIC;
                     Resetn: IN
                                   STD_LOGIC;
                            : IN
                                   STD_LOGIC;
                            : OUT STD_LOGIC);
         END prob8_34;
         ... con't
```


```
ARCHITECTURE Behavior OF prob8_34 IS
             TYPE State_type IS (A, B, C, D);
             ATTRIBUTE ENUM_ENCODING: STRING;
             ATTRIBUTE ENUM_ENCODING OF State_type: TYPE IS "00 01 10 11";
             SIGNAL y : State_type ;
        BEGIN
             PROCESS (Resetn, Clock)
             BEGIN
               IF Resetn = '0' THEN
                  y \leq A;
               ELSIF Clock'EVENT AND Clock = '1' THEN
                  CASE y IS
                     WHEN A =>
                        IF w = '0' THEN y \le C;
                        ELSE y \leq D;
                        END IF;
                     WHEN B =>
                        IF w = '0' THEN y \le B;
                        ELSE y \leq A;
                        END IF;
                     WHEN C =>
                        IF w = '0' THEN y \le D;
                        ELSE y \leq A;
                        END IF;
                     WHEN D = >
                        IF w = '0' THEN y \le C;
                        ELSE y \leq B;
                        END IF;
                  END CASE;
               END IF;
             END PROCESS;
             z \le '1' WHEN y = D ELSE '0';
        END Behavior;
8.35. The VHDL code is
        LIBRARY ieee:
        USE ieee.std_logic_1164.all;
        ENTITY prob8_35 IS
            PORT (Clock: IN
                                STD_LOGIC;
                   Resetn: IN
                                STD_LOGIC;
                         : IN STD_LOGIC;
                          : OUT STD_LOGIC);
        END prob8_35;
        ... con't
```

```
ARCHITECTURE Behavior OF prob8_35 IS
   SIGNAL y_present, y_next : STD_LOGIC_VECTOR(1 DOWNTO 0);
   CONSTANT A: STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";
   CONSTANT B: STD_LOGIC_VECTOR(1 DOWNTO 0) := "01";
   CONSTANT C: STD_LOGIC_VECTOR(1 DOWNTO 0) := "10";
   CONSTANT D: STD_LOGIC_VECTOR(1 DOWNTO 0) := "11";
BEGIN
   PROCESS (w, y_present)
   BEGIN
      CASE y_present IS
         WHEN A = >
            IF w = '0' THEN y_next <= C;
            ELSE y_next \le D;
            END IF:
         WHEN B =>
            IF w = '0' THEN y_next <= B;
            ELSE y_next \le A;
            END IF;
         WHEN C =>
            IF w = '0' THEN y_next <= D;
            ELSE y_next \leq A;
            END IF;
         WHEN OTHERS =>
            IF w = '0' THEN y_next <= C;
            ELSE y_next \leq B;
            END IF;
      END CASE;
   END PROCESS;
   PROCESS (Clock, Resetn)
   BEGIN
      IF Resetn = '0' THEN
         y\_present \le A;
      ELSIF Clock'EVENT AND Clock = '1' THEN
         y_present \le y_next;
      END IF;
   END PROCESS;
   z \le 1' WHEN y_present = D ELSE '0';
END Behavior;
```






8.38. To ensure that the device 3 will get serviced the FSM in Figure 8.72 can be modified as follows:



8.40. The required control signals can be generated using the following FSM:



Let $k=w_2+w_1$. Then the next-state transitions can be defined as

D .	Next state			
Present state		k=1		
A	A	В		
В	В	C		
C	C	A		

Using one-hot encoding, the state-assigned table becomes

Present	Next	state
state	k = 0	k = 1
$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$
001	001	010
010	010	100
100	100	001

The next-state expressions are

$$Y_3 = \overline{k}y_3 + ky_2$$

$$Y_2 = \overline{k}y_2 + ky_1$$

$$Y_1 = \overline{k}y_1 + ky_3$$

The output expressions are

$$\begin{array}{rcl} TEMP_{in} & = & ky_1 \\ TEMP_{out} & = & ky_3 \\ R1_{out} & = & y_2(w_2 \oplus w_1) \\ R1_{in} & = & y_3(w_2 \oplus w_1) \\ R2_{out} & = & y_1\overline{w}_2w_1 + y_2w_2w_1 \\ R2_{in} & = & y_2\overline{w}_2w_1 + y_3w_2w_1 \\ R3_{out} & = & y_1w_2 \\ R3_{in} & = & y_2w_2 \end{array}$$

8.41. VHDL code for the circuit in Figure 8.102 is


... con't

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY converter IS
    PORT (B
                      : IN
                            STD_LOGIC_VECTOR(7 DOWNTO 0);
          Clock, Load : IN
                            STD_LOGIC);
                     : OUT STD_LOGIC);
END converter;
ARCHITECTURE Behavior OF converter IS
    TYPE State_type IS (Even, Odd);
    SIGNAL y : State_type ;
    SIGNAL Count: STD_LOGIC_VECTOR (2 DOWNTO 0);
    SIGNAL Q: STD_LOGIC_VECTOR (7 DOWNTO 0);
    SIGNAL Resetn, w, p, Sel: STD_LOGIC;
BEGIN
    Resetn <= NOT Load;
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        IF Load = '1' THEN Q \le B;
        ELSE
             Genbits: FOR i IN 0 TO 6 LOOP
                 Q(i) \le Q(i+1);
            END LOOP;
            Q(7) \le '0';
        END IF;
    END PROCESS;
    w \le Q(0);
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN Count <= "000";
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            Count \le Count + 1;
        END IF;
    END PROCESS;
    Sel <= Count(2) AND Count(1) AND Count(0);
```

```
PROCESS (Clock, Resetn)
BEGIN
    IF Resetn = '0' THEN y \le Even;
    ELSIF (Clock'EVENT AND Clock = '1') THEN
        CASE y IS
             WHEN Even =>
                 IF w = '0' THEN y \le Even;
                 ELSE y \le Odd;
                 END IF;
             WHEN Odd =>
                 IF w = '0' THEN y \le Odd;
                 ELSE y \le Even;
                 END IF;
        END CASE;
    END IF;
END PROCESS;
p \le 1' WHEN y = Odd ELSE '0';
PROCESS
BEGIN
    WAIT UNTIL Clock'EVENT AND Clock = '1';
    IF Sel = '0' THEN z \ll w;
    ELSE z \leq p;
    END IF;
END PROCESS;
```

8.42. We can use the scheme given in Figure 8.39. However, instead of adding the vector B in its existing form, we need its 2's complement. This can be done by using the rule for finding 2's complements, in section 5.3.1. Rather than generating the 2's complement of B explicitly, we can change the specification of the Adder FSM to deal with the bits of B using the rule. As a straightforward attempt, we can introduce an extra state to complement the incoming bits of B after the first 1 has been detected. This leads to the following state diagram

END Behavior;



The corresponding state table is

Present	Next state			Output s				
state	ab = 00	01	10	11	00	01	10	11
G	G	K	G	Н	0	1	1	0
Н	Н	K	Н	H	0	1	1	0
J	K	K	Н	K	1	0	0	1

It is apparent that states G and H are equivalent, hence the table can be reduced to

Present	Next state			Output s				
state	ab = 00	01	10	11	00	01	10	11
G	G	K	G	G	0	1	1	0
K	K	K	G	K	1	0	0	1

The state assigned table is

Present	Next state			Output				
state	ab = 00	01	10	11	00	01	10	11
y		Y				į	3	
0	0	1	Λ	Λ	Λ	1	1	Λ
U	U	1	0	0	0	1	1	U

The resulting next state and output expressions are

$$Y = \overline{a}b + \overline{a}y + by$$
$$s = a \oplus b \oplus y$$

These expressions define a full subtractor, which replaces the full adder in Figure 8.43.

8.43. The VHDL code in Figure 8.49 can be used. It is only necessary to modify statements numbered 36 and 40, to correspond to the state diagram derived in problem 8.42. The required code for the Adder FSM becomes

```
29
       AdderFSM: PROCESS ( Reset, Clock )
30
       BEGIN
31
            IF Reset = '1' THEN
32
                 y \le G;
            ELSIF Clock'EVENT AND Clock = '1' THEN
33
34
                 CASE y IS
35
                     WHEN G =>
                          IF QA(0) = '0' \text{ AND } QB(0) = '1' \text{ THEN } y \le H;
36
                          ELSE y \leq G;
37
                          END IF;
38
39
                     WHEN H =>
40
                          IF QA(0) = '1' AND QB(0) = '0' THEN y <= G;
                          ELSE y \le H;
41
42
                          END IF;
                 END CASE;
43
44
            END IF;
45
       END PROCESS AdderFSM;
```

8.44. The state diagram is

Present	Next	Output	
state	w = 0	w = 1	$z_2 z_1 z_0$
A	A	В	000
В	В	C	0 0 1
C	C	D	0 1 1
D	D	E	010
E	E	F	110
F	F	G	1 1 1
G	G	Н	101
Н	Н	A	100

The state-assigned table is

Present state	Next $w = 0$		Output
$y_2y_1y_0$	Y_2Y	$z_2 z_1 z_0$	
0.00	0.00	0.0.1	000
001	001	0 1 1	001
011	0 1 1	010	011
010	010	110	010
110	110	111	110
111	111	101	111
101	101	100	101
100	100	$0 \ 0 \ 0$	100

The next-state expressions are

$$\begin{array}{rcl} Y_2 & = & \overline{w}y_2 + y_0y_2 + w\overline{y}_0y_1 \\ Y_1 & = & \overline{w}y_1 + w\overline{y}_0y_1 + wy_0\overline{y}_2 \\ Y_0 & = & \overline{w}y_0 + wy_1y_2 + w\overline{y}_1\overline{y}_2 \end{array}$$

The outputs are: $z_2 = y_2$, $z_1 = y_1$, and $z_0 = y_0$.


8.45. The following VHDL code specifies the desired counter:

... con't

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY prob8_45 IS
   PORT (Clock, Resetn, w: IN STD_LOGIC;
          z: OUT STD_LOGIC_VECTOR(2 DOWNTO 0));
END prob8_45;
ARCHITECTURE Behavior OF prob8_45 IS
   SIGNAL y_present, y_next : STD_LOGIC_VECTOR(2 DOWNTO 0);
   CONSTANT A : STD_LOGIC_VECTOR(2 DOWNTO 0) := "000";
   CONSTANT B: STD_LOGIC_VECTOR(2 DOWNTO 0) := "001";
   CONSTANT C: STD_LOGIC_VECTOR(2 DOWNTO 0) := "011";
   CONSTANT D : STD_LOGIC_VECTOR(2 DOWNTO 0) := "010";
   CONSTANT E : STD_LOGIC_VECTOR(2 DOWNTO 0) := "110";
   CONSTANT F: STD_LOGIC_VECTOR(2 DOWNTO 0) := "111";
   CONSTANT G: STD_LOGIC_VECTOR(2 DOWNTO 0) := "101";
   CONSTANT H: STD_LOGIC_VECTOR(2 DOWNTO 0) := "100";
```

```
BEGIN
    PROCESS ( w, y_present )
    BEGIN
        CASE y_present IS
             WHEN A =>
                 IF w = '0' THEN y_next <= A;
                 ELSE y_next \leq B;
                 END IF;
             WHEN B =>
                 IF w = '0' THEN y_next <= B;
                 ELSE y_next \le C;
                 END IF;
             WHEN C =>
                 IF w = '0' THEN y_next <= C;
                 ELSE y_next \leq D;
                 END IF;
             WHEN D =>
                 IF w = '0' THEN y_next <= D;
                 ELSE y_next \leq E;
                 END IF;
             WHEN E =>
                 IF w = '0' THEN y_next \le E;
                 ELSE y_next \leq F;
                 END IF;
             WHEN F = >
                 IF w = '0' THEN y_next <= F;
                 ELSE y_next \le G;
                 END IF;
             WHEN G =>
                 IF w = '0' THEN y_next <= G;
                 ELSE y_next \leq H;
                 END IF;
             WHEN H =>
                 IF w = '0' THEN y_next <= H;
                 ELSE y_next \leq A;
                 END IF;
             END CASE;
    END PROCESS;
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN
             y\_present \le A;
        ELSIF (Clock'EVENT AND Clock = '1') THEN
             y_present <= y_next;</pre>
        END IF;
    END PROCESS;
    z \le y_present;
END Behavior;
```

8.46. A suitable circuit is



The two most-significant bits of the 26-bit counter become equal to 1 after the elapsed time of just over a second. They are used to generate a "clock" signal, called *Sec*, for the finite state machine. At each positive edge of the *Sec* signal the FSM changes state as follows

Present	Next	Output	
state	Start = 0	Start = 1	light
A	A	В	Red
В	С	C	Red
C	D	D	Yellow
D	E	E	Green
E	F	F	Green
F	A	A	Green

8.47. The control circuit can be specified by the following VHDL code:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY prob8_47 IS
    PORT (Clock, Resetn, Start: IN STD_LOGIC;
           Red, Yellow, Green: OUT STD_LOGIC);
END prob8_47;
ARCHITECTURE Behavior OF prob8_47 IS
    TYPE State_type IS (A, B, C, D, E, F);
    SIGNAL y : State_type;
    SIGNAL Count: STD_LOGIC_VECTOR(25 DOWNTO 0);
   SIGNAL Sec : STD_LOGIC ;
BEGIN
   PROCESS (Resetn, Sec)
    BEGIN
        IF Resetn = '0' THEN
             y \le A;
        ELSIF (Sec'EVENT AND Sec = '1') THEN
             CASE y IS
                  WHEN A =>
                      IF Start = '0' THEN
                           y \leq A;
                      ELSE
                           y \le B;
                      END IF;
                  WHEN B = y <= C;
                  WHEN C \Rightarrow y \ll D;
                  WHEN D = y \le E;
                  WHEN E \Rightarrow y \leqslant F;
                  WHEN F = y \ll A;
             END CASE;
        END IF;
    END PROCESS:
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
             Count \langle = (OTHERS = > '0');
        ELSIF (Clock'EVENT AND Clock = '1') THEN
             Count \le Count + 1;
        END IF;
   END PROCESS;
    Sec <= Count(25) AND Count(24);
    Red \leq '1' WHEN ((y = A) OR (y = B)) ELSE '0';
    Yellow \leq '1' WHEN y = C ELSE '0';
    Green \leq '1' WHEN ((y = D) OR (y = E) OR (y = F)) ELSE '0';
END Behavior;
```