HOMEWORK II

Due day: 2:00 p.m. Nov. 10 (Wednesday), 2021

Introduction

This homework is to let you be familiar with ARM bus protocol (AMBA 2.0).

You have to complete the simplified AXI. You should combine the CPU, IM, DM and the AXI to form a mini system and synthesize them.

General rules for deliverables

- This homework can be completed by INDIVIDUAL student or a TEAM (up to 2 students). Only one submission is needed for a team. You MUST write down you and your teammate's name on the submission cover of the report. Otherwise duplication of other people's work may be considered cheating.
- Compress all files described in the problem statements into one tar file.
- Submit the compressed file to the course website before the due day.
 Warning! AVOID submitting in the last minute. Late submission is not accepted.

Grading Notes

- Important! DO remember to include your SystemVerilog code. NO code, NO grades. Also, if your code can not be recompiled by TA successfully using tools in SoC Lab and commands in Appendix B, you will receive NO credit.
- Write your report seriously and professionally. Incomplete description and information will reduce your chances to get more credits.
- DO read the homework statements and requirements thoroughly. If you fail to comply, you are not able to get full credits.
- Please follow course policy.
- Verilog and SystemVerilog generators aren't allowed in this course.

Deliverables

- 1. All SystemVerilog codes including components, testbenches and machine codes for each lab exercise. NOTE: Please DO NOT include source codes in the report!
- 2. Write a homework report in MS word and follow the convention for the file name

HOMEWORK II

of your report: N260xxxxx.docx. Please save as docx file format and replace N260xxxxx with your student ID number. (Let the letter be uppercase.) If you are a team, you should name your report, top folder and compressed file with the student ID number of the person uploading the file. The other should be written on the submission cover of your report, or you will receive NO credit.

- 3. Specified percentage of contributions by every team member. For example, contributions by everyone are equally divided, you can specified Axx 50%, and Byy 50%.
- 4. Organize your files as the hierarchy in Appendix A.

Report Writing Format

- a. Use the submission cover which is already in provided N260XXXXX.docx.
- b. A summary in the beginning to state what has been done.
- c. Report requirements from each problem.
- d. Describe the major problems you encountered and your resolutions.
- e. Lessons learned from this homework.

HOMEWORK II

Problem1

1.1 Problem Description

Please complete a simplified Advanced eXtensible Interface (AXI) with 2 masters and 2 slaves. You DO NOT need to implement cache functions, atomic accesses, protection units. You have to verify the AXI architecture by using JasperGold AXI ABVIP. A more detailed description of this problem can be found in Section 1.4.

1.2 Block Overview




Fig. 1-1: AXI Read Channel Architecture




Fig. 1-2: AXI Write Channel Architecture

1.3 Module Specification

HOMEWORK II

	Top file
MASTER	CPU_wrapper.sv
BRIDGE	AXI.sv
SLAVE	SRAM_wrapper.sv

1.4 Detailed Description

The simplified AXI architecture should have the following features:

- a. Transfer type: INCR
- b. Transfer response: OKAY and DECERR
- c. Burst operation: Master is Single transfer only; Bridge and Slave are Burst Mode.
- d. Others: No cache support, no protection units support, and no atomic accesses.
- e. All components should be synthesizable
- f. The conceptual architecture of AXI architecture is shown in Fig. 1-1 and Fig.1-2. The TOP module of AXI code will be provided on the course website. Please download and complete them by yourself.
- g. Modules:

AXI (Bridge)

- i. Arbiter: Implement the arbitration scheme. Round-Robin is recommended.
- ii. Decoder: Decode address to slaves' ID. The addresses between 0x0000_0000 and 0x0000_ffff belong to slave 1. The addresses between 0x0001_0000 and 0x0001_ffff belong to slave 2. Others belong to default slave.
- iii. Default Slave: Default slave has responsibility to respond DECERR when the master tries to access unmapped address.
- iv. Default Master: Default master need to perform valid = LOW transfers. You don't have to create a default master module.
- v. Working at the positive edge of clock

CPU wrapper (Master)

i. Design the master wrapper between CPU and AXI.

Sram wrapper (Slave)

i. Design the SRAM_wrapper to be compatible with AXI.

1.5 Verification

You should use the commands in Appendix B to verify your design.

HOMEWORK II

a. Complete *vip/master_duv/top.v*, *vip/slave_duv/top.v* to bind your AXI module to verify with ABVIP tools. *vip/bridge_duv/top.v* is bound for you. DO NOT modify the parameters that are defined in top.v.

C-4		Name				
Category	File	Module/Instance				
		AXI/axi_duv_bridge				
		axi4_slave/axi_slave_0				
RTL	vip/bridge_duv/top.v	axi4_slave/axi_slave_1				
		axi4_master/axi_master_0				
		axi4_master/axi_master_1				
		CPU/CPU1				
RTL		CPU_wrapper/axi_duv_master				
KIL	vip/master_duv/top.v	axi4_slave/axi_monitor_0				
		axi4_slave/axi_monitor_1				
рті	vin/alava davy/tan v	SRAM_wrapper/axi_duv_slave				
RTL	vip/slave_duv/top.v	axi4_master/axi_monitor				

- b. Use JasperGold ABVIP to verify the correctness of your AXI.
- c. You should pass all assertions to get full credits.

You should show the proven results of JasperGold ABVIP. If there are unproven properties or counter examples, please explain with waveforms clearly in your report. Any change in jg_bridge.tcl, jg_master.tcl, jg_slave.tcl and jg.f is **NOT** allowed.

1.6 Report Requirements

Your report should have the following features:

- a. Proper explanation of your design is required for full credits.
- b. Block diagrams shall be drawn to depict your designs.
- c. Show your results of verification with proper explanation.

Problem2

2.1 Problem Description

Combine AXI with your CPU in *Homework 1* to complete a mini system whose architecture is shown in Fig. 2-1.

2.2 Block Overview

HOMEWORK II




Fig. 2-1 Architecture of AXI with CPU and Memories

2.3 Module Specification

Table 2-1: Module naming rule

G .	Name								
Category	File	Module	Instance	SDF					
RTL	top.sv	top	TOP						
Gate-Level	top_syn.v	top	TOP	top_syn.sdf					
RTL	SRAM_wrapper.sv	SRAM_wrapper.sv SRAM_wrapper							
RTL	SRAM_wrapper.sv	SRAM_wrapper	DM1						
RTL	SRAM_rtl.sv	SRAM	i_SRAM						

Table 2-2: Module signals

Module	Specifications								
	Name	Signal	Bits	Function explanation					
top	clk	input	1	System clock					
	rst	input	1	System reset (active high)					
Module	Name Signal Bits Function explanation								
]	Memory	Space					
	Memory_byte0	logic	8	Size: [16384]					
SRAM	Memory_byte1	logic	8	Size: [16384]					
	Memory_byte2	logic	8	Size: [16384]					
	Memory_byte3	logic	8	Size: [16384]					

2.4 Detailed Description

HOMEWORK II

The mini system should have the following features:

- a. Don't modify any timing constraint except clock period in DC.sdc.
 Maximum clock period is 20 ns.
- b. Design the master wrapper between CPU and AXI.
- c. Modify SRAM_wrapper to be compatible with AXI.
- d. Connect the system as shown in Fig. 2-1. Your CPU should occupy two masters, one for instruction, and another for data. IM must be Slave 1 and DM must be Slave 2. Start address of IM is 0x0000_0000 and start address of DM is 0x0001_0000.
- e. Your RTL code needs to comply with Superlint within 95% of your code, i.e., the number of errors & warnings in total shall not exceed 5% of the number of lines in your code.

2.5 Verification

You should use the commands in Appendix B to verify your design.

- a. Use $prog\theta$ to perform verification for the functionality of instructions.
- b. Write a program defined as *prog1* to perform a sort algorithm. The number of sorting elements is stored at the address named *array_size* in ".rodata" section defined in *data.S*. The first element is stored at the address named *array_addr* in ".rodata" section defined in *data.S*, others are stored at adjacent addresses. The maximum number of elements is 64. All elements are **signed 4-byte integers** and you should sort them in **ascending order**. Rearranged data should be stored at the address named *_test_start* in "_test" section defined in *link.ld*.
- c. Write a program defined as prog2 to perform multiplication. The multiplicand is stored at the address named mul1 in ".rodata" section defined in data.S. The multiplier is stored at the address named mul2 in ".rodata" section defined in data.S. The multiplicand and the multiplier are signed 4-byte integers. Their product is signed 8-byte integers and should be stored at the address named _test_start in "_test" section defined in link.ld.
- d. Write a program defined as prog3 to perform greatest common divisor(GCD). The first number is stored at the address named div1 in ".rodata" section defined in data.S. The second data is stored at the address named div2 in ".rodata" section defined in data.S. These two numbers are unsigned 4-byte integers. The result should be stored at the address named _test_start in "_test" section defined in link.ld. The values of the quotient and the remainder should follow C99 specification. "When integers are divided,

HOMEWORK II

the result of the / operator is the algebraic quotient with any fractional part discarded. If the quotient \mathbf{a}/\mathbf{b} is representable, the expression $(\mathbf{a}/\mathbf{b})^*\mathbf{b} + \mathbf{a}\%\mathbf{b}$ shall equal \mathbf{a} .

Don't forget to return from *main* function to finish the simulation in each program. Save your assembly code or C code as *main.S* or *main.c* respectively. You should also explain the result of this program in the report. In addition to these verifications, **TA** will use another program to verify your design. Please make sure that your design can execute the listed instructions correctly.

2.6 Report Requirements

Your report should have the following features:

- a. Proper explanation of your design is required for full credits.
- b. Block diagrams shall be drawn to depict your designs.
- c. Show your snapshots of the waveforms and the simulation results on the terminal for the different test cases in your report and illustrate the correctness of your results.
- d. Report the number of lines of your RTL code, the final results of running Superlint and 3~5 most frequent warning/errors in your code. Describe how you modify your code to comply with the Superlint.

HOMEWORK II

Appendix

A. File Hierarchy Requirements

All homework SHOULD be uploaded and follow the file hierarchy and the naming rules, especially letter case, specified below. You should create a main folder named your student ID number. It contains your homework report and other files. The names of the files and the folders are labeled in red color, and the specifications are labeled in black color. Filenames with * suffix in the same folder indicate that you should provide one of them. Before you submit your homework, you can use Makefile macros in Appendix B to check correctness of the file structure.

Fig. A-1 File hierarchy

N260XXXXX.tar (Don't add version text in filename, e.g. N260XXXXX v1.tar) *N260XXXXX* (Main folder of this homework) *N260XXXXX.docx* (Your homework report) StudentID (Specify your student ID number in this file) StudentID2 (Specify your partner's student ID number in this file. Please delete it if you don't have partner) *Makefile* (You shouldn't modify it) src (Your RTL code with sv format) top.sv SRAM wrapper.sv ① Other submodules (*.sv) \nearrow AXIAXI.sv Submodules of AXI (*.sv) include (Your RTL definition with svh format) AXI def.svh Definition files (*.svh) script (Any scripts of verification, synthesis or place and route) Script files (*.sdc, *.tcl or *.setup) sim (Testbenches and memory libraries) top tb.sv (Main testbench. You shouldn't modify it) CYCLE (Specify your clock cycle time in this file) MAX (Specify max clock cycle number in this file) SRAM (SRAM libraries and behavior models) Library files (*.lib, *.db, *.lef or *.gds)

HOMEWORK II

- SRAM.ds (SRAM datasheet)
- SRAM rtl.sv (SRAM RTL model)
- SRAM.v (SRAM behavior model)
- prog0 (Subfolder for Program 0)
 - Makefile (Compile and generate memory content)
 - **main.** S (Assembly code for verification)
 - **setup.** S (Assembly code for testing environment setup)
 - link.ld (Linker script for testing environment)
 - **golden.hex** (Golden hexadecimal data)
- prog1 (Subfolder for Program 1)
 - Makefile (Compile and generate memory content)
 - **main.** S * (Assembly code for verification)
 - \blacksquare main.c * (C code for verification)
 - data.S (Assembly code for testing data)
 - **setup.** S (Assembly code for testing environment setup)
 - link.ld (Linker script for testing environment)
 - **golden.hex** (Golden hexadecimal data)
- prog2 (Subfolder for Program 2)
 - Makefile (Compile and generate memory content)
 - **main.**S * (Assembly code for verification)
 - **main.c** * (C code for verification)
 - **data.** S (Assembly code for testing data)
 - **setup.** S (Assembly code for testing environment setup)
 - link.ld (Linker script for testing environment)
 - **golden.hex** (Golden hexadecimal data)
- prog3 (Subfolder for Program 3)
 - Makefile (Compile and generate memory content)
 - \blacksquare main. S * (Assembly code for verification)
 - **main.c** * (C code for verification)
 - **data.** S (Assembly code for testing data)
 - **setup.** S (Assembly code for testing environment setup)
 - link.ld (Linker script for testing environment)
 - **golden.hex** (Golden hexadecimal data)
- *Syn* (Your synthesized code and timing file)
 - top_syn.v
 - top syn.sdf
- *vip* (JasperGold ABVIP files)

HOMEWORK II

- bridge duv (verify for AXI bridge)
 - $\exists jg.f$ (You shouldn't modify it)
 - *top.v* (top module for AXI bridge verification with ABVIP)
- master_duv (verify for AXI master)
 - jg.f (You shouldn't modify it)
 - *top.v* (top module for AXI master verification with ABVIP)
- slave duv (verify for AXI slave)
 - $\exists jg.f (You shouldn't modify it)$
 - *top.v* (top module for AXI slave verification with ABVIP)

HOMEWORK II

B. Simulation Setting Requirements

You **SHOULD** make sure that your code can be simulated with specified commands in Table B-1. **TA will use the same command to check your design under SoC Lab environment.** If your code can't be recompiled by **TA successfully, you receive NO credit.**

Table B-1: Simulation commands

Simulation Level	Command				
	Problem1				
RTL	make vip_b				
RTL	make vip_m				
RTL	make vip_s				
	Problem2				
RTL	make rtl_all				
Post-synthesis	make syn_all				

TA also provide some useful Makefile macros listed in Table B-2. Braces {} means that you can choose one of items in the braces. X stands for 0,1,2,3..., depend on which verification program is selected.

Table B-2: Makefile macros

Situation	Command
RTL simulation for progX	make rtlX
Post-synthesis simulation for progX	make synX
Dump waveform (no array)	make {rtlX,synX} FSDB=1
Dump waveform (with array)	make {rtlX,synX} FSDB=2
Open nWave without file pollution	make nWave
Open Superlint without file pollution	make superlint
Open DesignVision without file pollution	make dv
Synthesize your RTL code (You need write synthesis.tcl in script folder by yourself)	make synthesize
Delete built files for simulation, synthesis or verification	make clean
Check correctness of your file structure	make check
Compress your homework to tar format	make tar

You can use the following command to get the number of lines:

wc -l src/* src/AXI/* include/*

HOMEWORK II

C. RISC-V Instruction Format

31

Inst[31]

30

20

inst[30:20]

19

inst[19:12]

Table C-1: Instruction type

	Table C-1: Instruction type											
R-type												
31	25	24	20	19	15	14	12	11 7		6	0	
f	funct7		rs2	rs	1	fun	ct3		rd		opcode	
F I-type												
31			20	19	15	14	12	11 7			6	0
	imm[31:20]			rs	1	fun	ct3	rd			opc	ode
S-type												
31	25	24	20	19	15	14	12	11		7	6	0
im	m[11:5]		rs2	rs	1	fun	ct3	imı	m[4:	:0]	opc	ode
B-type						_						
31	30 25	24	20	19	15	14	12	11	8	7	6	0
imm[12]	imm[10:5]		rs2	rs	1	fun	ict3	imm[4:1]]	imm[11]	opcode	
U-type	;										1	
31	31 12 11 7								6	0		
	in	nm[3	31:12]						rd			ode
J-type												
31	30	21	20	19			12	11		7	6	0
imm[20]	imm[10:1]		imm[11]	i	mm[[19:12] rd				opc	ode	
			Table (C-2: 1	Imn	nedia	te ty	ype				
F I-imme	ediate											
31							11	10 5	4	1	()
		inst[3	31] —					inst[30:25]	ir	nst[24:21]	inst	[20]
S-imm	ediate											
31 11 10 5 4							1	()			
— inst[31] —								inst[30:25]	i	nst[11:8]	ins	t[7]
* B-immediate												
31					12	11		10 5	4	1	()
	— inst[31] —					inst[7]	inst[30:25]	i	nst[11:8]	()
TU-imn	nediate											

12 11

0

-0-

HOMEWORK II

J-immediate

31	20	19	12	11	10	5	4	1	0
— inst[31] —		inst[19	:12]	inst[20]	inst[3	0:25]	inst[2	4:21]	0

[&]quot;— X —" indicates that all the bits in this range is filled with X.