```
stone@ubuntu: ~/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/5_copy_compare
              dule tb;
int arr1[5];
int arr2[5];
                                                                                                                                                                                                                                                                                              Linux kernel '5.15.0-83-generic' is not supported. Supported versions are 2.4* or 2.6*.
                                                                                                                                                                                                                                                                                                            Chronologic VCS (TM)
Version 0-2018.09-5P2 Full64 -- Tue Sep 19 00:26:22 2023
Copyright (C.) 1991-2018 Dy Synopsys Inc.
ALL RIGHTS RESERVED
              initial begin
for(int i=0; i<5; i++)begin
    arr1[i] = 5+1;
end</pre>
                                                                                                                                                                                                                                                                                       This program is proprietary and confidential information of Synopsys Inc. and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.
             arr2 = arr1;
                                                                                                                                                                                                                                                                                   11,30-32
array.sv" 13L, 171C written
     🖪 stone@ubuntu: ~/System_Verilog_Study/1_SystemVerilog_Fu... 🔾 🗏 – 🗆 🔕
                                                                                                                                                                                                                                                                                      Chronologic VCS simulator copyright 1991–2018
Contains Synopsys proprietary information.
Compiler version 0–2018.09-SPZ_Full64; Runtime version 0–2018.09–SPZ_Full64; Sep 19 00:26 2023
arr2: (5, 5, 5, 5, 5)
VCS Writer 0-2018.09-SPZ_Full64 Copyright (c) 1991–2018 by Synopsys Inc.
VCS Simulation Report
                 dule tb;
int arr1[5];
// int arr2[5];
shortint arr2[5]; //같은 자료형이 아니면 컴파일 오므
                 initial begin
for(int i=0; i<5; i++)begin
arr1[i] = 5+1;
end
arr2 = arr1;</pre>
                                                                                                                                                                                                                                                                                     VCS Simulation Report

CPU Time: 0 0.140 seconds; Data structure size: 0.8Mb

Tue Sep 19 00:26:23 2023

stoneNubunit:-/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/5_copy_compa

vcs -l vcs.log -sverilog -kdb -debug_access+all array.sv +vcs+vcdpluson
                   $display ("arr2 :%0p", arr2);
end
dmodule
                                                                                                                                                                                                                                                                                      Warning-[LINX_KRNL] Unsupported Linux kernel
Linux kernel '5.15.0-83-generic' is not supported.
Supported versions are 2.4* or 2.6*.
                                                                                                                                                                                                                                                                                                         Chronologic VCS (TM)
Version 0-2018.09-5P2 Full64 - Tue Sep 19 00:27:41 2023
Copyright (C) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED
                                                                                                                                                                                                                                                                                      This program is proprietary and confidential information of Synopsys Inc. 
and may be used and disclosed only as authorized in a license agreement 
controlling such use and disclosure.
                                                                                                                                                                                                                                                                                     Parsing design file 'array.sv'
Top Level Modules:
tb
No TimeScale specified
                                                                                                                                                                                                                                                                                     Error-[ICTA] Incompatible complex type array.sv, 10
                                                                                                                                                                                                                                                                                            ray.sv, 10
Incompatible complex type assignment
Type of source expression is incompatible with type of target expression.
Mismatching types cannot be used in assignments, initializations and
instantiations. The type of the target is 'shortint$[0:4]', while the type
of the source is init$[0:4]'.
                                                                                                                                                                                                                                                                                    1 error CPU time: .093 seconds to compile Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s) make: *** [Makefile:15: compile] Error 255 stoneBubuntu:-/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/5_copy_compare$ []
                                                                                                                                                                                                                                                                 All
   'arrav.sv" 14L, 242C written
                                                                                                                                                                                                                        4,65-54
                          stone@ubuntu: ~/System_Verilog_Study/1_SystemVerilog_Fu... Q = - 🛭 🗵
                       dule tb;
int arr1[5];
int arr2[5];
//shortint arr2[5]; //같은 자료형이 아니면 컴파일 오류
                                                                                                                                                                                                                                                                                                                 Version 0-2018.09-SP2_Full64 -- Tue Sep 19 00:32:34 2023
Copyright (c) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED
                                                                                                                                                                                                                                                                                              This program is proprietary and confidential information of Synopsys Inc. 
and may be used and disclosed only as authorized in a license agreement 
controlling such use and disclosure.
                        initial begin
for(int i=0; i<5; i++)begin
arr1[i] = 5*1;</pre>
                                                                                                                                                                                                                                                                                            controlling such use and disclosure.

Parsing design file 'array.sv'
Top Level Modules:

to to the Very Modules:

to to the Very Modules:

to to the Very Modules of t
                     status = (arr1 == arr2); //배열 요소가 같은지 비교

sdisplay ("Status : %d",status);

sdisplay ("arr1 :%0", arr1);

sdisplay ("arr2 :%0", arr2);
                                                                                                                                                                                                                                                                                              are/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
./simv up to date
make[1]: Leaving directory '/home/stone/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/5_copy_compare/csrc'
CPU time: .165 seconds to compile + .118 seconds to elab + .208 seconds to link
Verdi KD0 elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
./simv -l simv.log -ntb_random_seed-1
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 19 00:32 2023
Status: 1
```

Complete Version U-2018.09-SP2_FULLOS; Runtime Version U-2018.09-SP2_FULLOS
Status: 11
arr1: '{5, 5, 5, 5, 5}
arr2: '{5, 5, 5, 5, 5}
VCD-Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
VCS Sim ulation Report
Time: 0
CPU Time: 0.140 seconds; Data structure size: 0.0Mb
Tue Sep 19 00:32:35 2023