```
stone@ubuntu: ~/System Verilog Udemy/3 OOP/9 Using... Q =
     class first;
  int data=20;
endclass
                                                                                                                                                                                                                                                                                                                                      Parsing design file 'class_in_class.sv'
Top Level Modules:
tb
No TimeScale specified
      class second;
  first f1;
                                                                                                                                                                                                                                                                                                                                       Starting vcs inline pass.
1 module and 0 UDP read.
                                                                                                                                                                                                                                                                                                                                    1 module and 0 UDP read.
recompiling module tb
recompiling module tb
ref_csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [-x ../simv]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir
/-Wl,-rpath=_/simv.daidir/-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/x86_64-li
nux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2
018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib objs/amcDw_d.o _9645_archive_l.so SIM_l.o _mapats_mop.o mmapats.o rmar.o rmar_nd.o _mar_llvm_0_1.o _mar_llvm_0_0.o _lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs
-lvcsnew -lsimprofile -luclinative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub_.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
                 function new();
f1 = new();
4 module tb:
                second s;
                initial begin
s = new(); //생성자
$display ("Value of data : %0d", s.fl.data;
                                                                                                                                                                                                                                                                                                                                        FrityPerdig Decreases

.//simv up to date

CPU time: .505 seconds to compile + .265 seconds to elab + .226 seconds to link

Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)

stone@ubuntu:~/System_Verilog_Udemy/3_00P/9_Using_Class_in_Class$ ./simv
                                                                                                                                                                                                                                                                                                                                      Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:37 2023
                                                                                                                                                                                                                                                                                                                                      Compiler version
Value of data: 20
VCS Simulation Report
                                                                                                                                                                                                                                                                                                                                      CPU Time: 0.350 seconds;
Fri Aug 25 23:37:52 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                     No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
if [ -v, < simv ]: then_shmod -v _ (simv file)
 1 class first;
2 int data=20;
3 task di<u>splay();</u>
     endtask endclass ("Value of data : %0d",data);
                                                                                                                                                                                                                                                                                                                                     ld -shared -Bsymbolic -o.//../simv.daidir//_csrc0.so objs/amcQw_d.o

m -f _csrc0.so

if [-x../simv]; then chmod -x../simv; fi
g++ -o../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link-./ -Wl,-rpath='$ORIGIN'/simv.daidir
/ -Wl,-rpath=_/simv_daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2
018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib
10783_archive_l.so _prev_archive_l.so _src0.so SIM_l.o _csrc0.so rmapats.mop.o rmapats.o cmar.o rmar_nd.o rmar_llvm_0_l.o rmar_llvm_0_l.o -lzerosoft_rt_stubs -lvirsim -lerrori
nf -lsnpsmalloc -lvfs - lvcsnew -lsimprofile -luclinative /usr/stone/software/vcs2018/vcs/0-201
8.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_p
li_stub_o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_asave_restore_new.o /us
r/stone/software/verdi/verdi/verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthr
ead -ldl
      class second;
  first f1;
                function new();
  f1 = new();
endfunction
17 module tb:
                second s:
                                                                                                                                                                                                                                                                                                                                        ead -ldl
../simv up to date
                                                                                                                                                                                                                                                                                                                                     ../simv up to date

CPU time: .171 seconds to compile + .120 seconds to elab + .200 seconds to link

Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)

stone@ubuntu:-/System_Veritog_Udemy/3_00P/9_Using_Class_in_Class$ ./simv

Chronologic VCS simulator copyright 1991-2018

Contains Synopsys proprietary information.

Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:46 2023

Value of data : 20

Value of data : 20
                initial begin
s = new(); //생성자
$display ("Value of data : %0d", s.f1.data);
s.f1.display();// 클래스 안의 함수 점근
      endmodule
                                                                                                                                                                                                                                                                                                                                        Value of data : 20
                                                                                                                                                                                                                                                                                                                                                                                V C S
                                                                                                                                                                                                                                                                                                                                       CPU Time: 0.130 seconds;
Fri Aug 25 23:46:01 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Data structure size: 0.0Mb
                                   FPGA20
Activities

    Terminal ▼

                                                                                                                                                                                                                                                                                                                                                                           Aug 25 23:51
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          EN ▼
                              stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/9_Using... Q \equiv - \Box
                                                                                                                                                                                                                                                                                                                                                  | d -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
| f [ -x ./s/simv ]; then chmod -x ../simv; fi
| g++ -o ../s/simv ]; then chmod -x ../simv; fi
| g++ -o ../s/simv ], then chmod -x ../simv; fi
| g++ -o ../s/simv -no-pie -WI, --no-as-needed -WI, --path-link=./ -WI, --path='$QRIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/x86_64-li
nux-gnu -L/lib/x86_64-linux-gnu -WI, --no-as-needed -rdynamic -WI, --path=/usr/stone/software/vcs2018/vcs/0-2018.09-$P2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-$P2/linux64/lib
-11398_archive_1.so _prev_archive_1.so _csrc0.so SIM_l.o _csrc0.so rmapa.so. rmapats.o
rmar.o rmar.nd.o rmar.llvm 0_1.o rmar.llvm_0.0 - _-zerosoft_rt.stubs-lvirsim -lerrori
nf -lsnpsmalloc -tvfs -lvcsnew -lsimprofile -luclinative /usr/stone/software/vcs2018/vcs/0-201
8.09-$P2/linux64/lib/vcs_tls.o -WI,-whole-archive -lvcsucli -WI,-no-whole-archive _vcs_p
li_stub_.o /usr/stone/software/vcs2018/vcs/0-2018.09-$P2/linux64/lib/vcs_save_restore_new.o /us
r/stone/software/verdi/verdi/verdi_0-2018.09-$P2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthr
ead -ldl
./simv up to date
CPU time: .141 seconds to compile + .117 seconds to elab + .197 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@bubnut:-/System_Verloo_Udemy/3_00P/9_Using_class_in_class$_/
bash: ./: Is a directory
                               class first;
2 int data=20;
3 task display();
4 $display ("Value of data : %0d",data);
                                8 class second;
9 first f1;
                              16
17 module tb;
                                                second s;
                                                                                                                                                                                                                                                                                                                                                     stone@ubuntu:~/System_Verilog_Udemy/3_00P/9_Using_Class_in_Class$ ./s bash: ./s: No such file or directory
                                                                                                                                                                                                                                                                                                                                                  Stone@ubuntu:-/System.Verilog_Udemy/3.00P/9_Using_Class_in_Class$./s

Chronologic VCS simulator copyright 1991-2018

Contains Synopsys proprietary information.

Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:49 2023

Value of data : 20

Value of data : 28

V C S S i m = 2
                                               initial begin
s = new(); //생성<mark>자</mark>
$display ("Value of data : %0d", s.fl.data);
s.fl.display();// 클래스 안의 함수 접근
                                                    s.fl.data = 43; //first 클래스안의 data 멤버 값 변경
s.fl.display();
                             28 end
29 endmodule
                                                                                                                                                                                                                                                                                                                                                    Value of data: 43

VCS Simulation Report

Time: 0 .130 seconds; Data structure size: 0.0Mb
Fri Aug 25 23:49:16 2023

stone@ubuntu:~/System_Verilog_Udemy/3_00P/9_Using_Class_in_Class$ []
```

22.22-25