```
🕠 stone@ubuntu: -/System_Verilog_Study/1_SystemVerilog_Fundametals/1... Q 😑 🗕 🔞 stone@ubuntu: -/System_Verilog_Study/1_SystemVerilog_Fundametal... 🔾
                                                                                                                                                                                                                                                                                                                                                                                                                                                          controlling such use and disclosure.

Parsing design file 'Datatype.sv'
Top Level Modules:

tb

TimeScale is 1 ns / 1 ps

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb

make[1]: Enterling directory '/home/stone/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundame

ntals/1_Datatype/csrc'
rm -f csrc0.so
if [-x ../simv]; so share_vcsobj *.so share_vcsobj *.so
Id -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f csrc0.so
if [-x ../simv]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wi, --no-as-needed -Wi, -rpath-link=./ -Wi, -rpath='SORIGIN'/simv.daidir//
-Wi, -rpath=./simv.daidir/-Wi, -rpath='SORIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/x86.64-linux-
gnu -L/lib/x86.64-linux-gnu -Wi, --no-as-needed -dynamic -Wi, -rpath-lusr/stone/software/vcs2818/vcs
5/0-2018.09-5P2/linux64/lib -L/usr/stone/software/vcs2818/vcs/0-2018.09-5P2/linux64/lib -L/usr/stone/software/vcs2818/vcs
5/0-2018.09-5P2/linux64/lib -L/usr/stone/software/vcs2818/vcs/0-2018.09-5P2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/vcs2018/vcs/0-2018.09-5P2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/vcs2018/vcs/0-2018.09-5P2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/v
erdi/verdi/verdi_0-2018.09-SP2/share/PLI/VCS/LINUx64/pli.a -ldl -lc -lm -lpthread -ldl
./simv up to date
make[1]: Leaving directory '/home/stone/system_Verlog_Study/1_SystemVerlog_Fundametals/1_Fundamen
tals/1_Datatype/csrc'
CPU time: .143 seconds to compile + .120 seconds to elab + .198 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
./simv -l simv.log -ntb_random seed-1
Chronologic VCS simulator copyright (c) 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018, 09-SP2 Full64 Copyright (c) 1991-2018 by Synopsys Inc.
Value of Var1: -127
Value of Var2: 130
Value of 
          1 `timescale 1ns/1ps
2 module tb;
3 bit a =1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  controlling such use and disclosure
3 bit a 4
4 byte b 6 shortis 7 int d 8 longin 9 10 bit [7: 11 bit [12 13 real h 14 shortis 15 16 //// 17 byte v 18 bit [7: 19 time ff 21 realtis 22 //stea 23 //stime ff 21 realtis 22 //stea 23 //stime ff 23 realtis 23 //stime ff 21 realtis 23 //stime ff 23 ff 25 initial 31 fix 33 real 34 35 sdis 37 sdis 33 end 40 40 41 endmodule
                           byte b =0; //부호있는 8비트
shortint c =0; //부호있는 16비트
int d =0; //부호있는 32 비트
longint e =0; //부호있는 64비트
                              bit [7:0] f = 8'b000000000;
bit [15:0] g = 16'b0000;
                             real h =0; //소수점 표시 가능 부호 있는 64비트
shortreal j = 0; //소수점 표시 가능 부호있는 32비트
                  //$time() ->고정소수점 자리 수까지 시뮬레이션 시간 반환
//$realtime() ->부동 소수점 자리수 까지 시뮬레이션 시간 반환
                              initial begin
#12.67
$display ("value of var1 : %0d", var1);
$display ("value of var2 : %0d", var2);
                                          fix_time = $time();
fix_time2 = $realtime();
real_time = $realtime();
                                            $display ("value of fix_time : %0t", fix_time);
$display ("value of fix_time2 : %0t", fix_time2);
$display ("value of real_time : %0t", real_time);
                                                                                                                                                                                                                                                                                                                                                                                                                                                               value of real_time: 12670 VCS SIM ullation Report

Time: 12670 ps
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Mon Sep 18 23:09:16 2023
stone@ubuntu:-/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/1_Datatype$ F[]
  -- INSERT --
                                                                                                                                                                                                                                                                                                                                                                         19.42-37
```