

```

4 class generator;
5
6   randc bit [3:0] a,b;
7   bit [3:0] y;
8
9
10  int min;
11  int max;
12
13  function new(input int min_val, input int max_val); //pre-randomize
14    this.min = min_val;
15    this.max = max_val;
16  endfunction
17
18  constraint data {
19    a inside {[min:max]};
20    b inside {[min:max]};
21  }
22
23  function void post_randomize(); //post-randomize
24    $display("Value of a :%0d and b: %0d", a,b);
25  endfunction
26
27
28
29 endclass
30
31 module tb;
32
33   int i =0;
34   generator g;
35
36   initial begin
37     g = new(3,8); //객체생성시 인수 값전달
38
39     for(i = 0; i<10;i++)begin
40       g.randomize();
41       #10;
42     end
43   end
44

```

```

Parsing design file 'Pre_Post_Randomization.sv'
Top Level Modules:
  tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so obj$amcQw.d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath=$ORIGIN/simv.dai
dir/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath=$ORIGIN/simv.daidir/scsim.db.dir -L/usr/lib/x86_6
4-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/softwar
e/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64
/lib _15822_archive.1.so _prev_archive.1.so _csrc0.so SIM_1.o _csrc0.so rmapats_mop.o
rmapats.o rmar.o rmar_nd.o rmar_llvm_0.1.o rmar_llvm_0.0.o -lzerosoft_rt stubs -lvir
sim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclivative /usr/stone/software/vcs
2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archi
ve _vcs_pli_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save
_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a
-ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .147 seconds to compile + .117 seconds to elab + .195 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_Randomization/6_Pre_Post_Randomization$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep  4 02:57 2023
Value of a :8 and b: 7
Value of a :3 and b: 6
Value of a :6 and b: 5
Value of a :7 and b: 3
Value of a :5 and b: 4
Value of a :4 and b: 8
Value of a :7 and b: 7
Value of a :8 and b: 4
Value of a :3 and b: 5
Value of a :6 and b: 8

```