

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
1 timescale 1ns/100ps
2
3 interface add_if;
4   logic [3:0] a;
5   logic [3:0] b;
6   logic [4:0] sum;
7   logic clk;
8 endinterface
9
10 class transaction; // DUT 에 존재하는 모든 입출력 포트에 대한 변수들을 클래스 간의 공유 용도
11   randc bit [3:0] a;
12   randc bit [3:0] b;
13   bit [4:0] sum;
14
15   function void display();
16     $display (" a: %0d, b: %0d, sum: %0d", a,b,sum);
17   endfunction
18
19   virtual function transaction copy(); //원본 값이 아닌 복사 값을 넣을시 해당 함수 Virtual 선언
20     copy = new();
21     copy.a = this.a;
22     copy.b = this.b;
23     copy.sum = this.sum;
24   endfunction
25 endclass
26
27 class error_extends_transaction; // child 클래스 생성 후 a, b 포트에 제약 조건을 걸어 에러 inject
28
29   //constraint data_c {a == 0; b==0;}
30
31   function transaction copy();
32     copy = new();
33     copy.a = 12; //작업 값을 넣어 전달
34     copy.b = 12;
35     copy.sum = this.sum;
36   endfunction
37 endclass
38
39
40
41 class generator; // 랜덤 값을 생성하고 IPC 즉 핵심 박스를 통하여 드라이버에 전송
42   transaction trans;
43   mailbox #(transaction) mbx;
44   event done;
45
46   function new(mailbox #(transaction) mbx);
47     this.mbx = mbx;
48     trans = new();
49   endfunction
50
51   task run();
52     for (int i=0; i<8; i++) begin
53       trans.randomize();
54       mbx.put(trans.copy()); //Deep copy 로 배열 박스에 전송
55       $display (" Send data to driver");
56       trans.display();
57       #20;
58     end
59     -> done;
60   endtask
61 endclass
62
```

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
1 module add(
2   input [3:0] a,
3   input [3:0] b,
4   output reg [4:0] sum,
5   input clk
6 );
7
8 always @(posedge clk) begin
9   sum <= a + b;
10 end
11
12 endmodule
13
```

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
a: 9, b: 3, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 5, b: 4, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 7, b: 10, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 6, b: 12, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 10, b: 2, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 13, b: 6, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
$finish called from file "error.sv", line 126.
$finish at simulation time 2000
VCS: Simulation Report
Time: 200000 ps
CPU time: 0.168 seconds; Data structure size: 0.0Mb
Fri Sep 15 04:46:31 2023
1,1 All stone@ubuntu:~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
```

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
58 end
59 -> done;
60 endtask
61 endclass
62
63 class driver; // Generator로부터 랜덤값을 수신하고 인터페이스를 통하여 DUT에 해당 신호 트리거
64   virtual add_if aif;
65   mailbox #(transaction) mbx;
66   transaction data;
67   event next;
68
69   function new (mailbox #(transaction) mbx);
70     this.mbx = mbx;
71   endfunction
72
73   task run();
74     forever begin
75       mbx.get(data);
76       @(posedge aif.clk);
77       aif.a <= data.a;
78       aif.b <= data.b;
79       $display("Interface Trigger");
80       data.display();
81     end
82   endtask
83 endclass
84
85 module tb;
86   add_if aif();
87   driver drv;
88   generator gen;
89   error err;
90   event done;
91
92   mailbox #(transaction) mbx;
93
94   add dut (.a(aif.a), .b(aif.b), .sum(aif.sum), .clk(aif.clk));
95
96   initial begin
97     aif.clk <= 0;
98   end
99
100   always #10 aif.clk = ~aif.clk;
101
102
103   initial begin
104     mbx = new();
105     drv = new(mbx);
106     gen = new(mbx);
107     err = new();
108     gen.trans = err;
109     drv.aif = aif;
110     done = gen.done;
111   end
112
113   initial begin
114     fork
115       gen.run();
116       drv.run();
117     join
118     wait(done.triggered); //gen,drv 가 실행중이어도 gen의 done Flag 표시되면 종료
119     $finish;
120   end
121 endmodule
122
123 initial begin
124   $fsdbOpenvars; //Verdi 디버깅 파일 생성
125   #200;
126   $finish();
127 end
128 endmodule
129
```

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
1 module add(
2   input [3:0] a,
3   input [3:0] b,
4   output reg [4:0] sum,
5   input clk
6 );
7
8 always @(posedge clk) begin
9   sum <= a + b;
10 end
11
12 endmodule
13
```

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
a: 9, b: 3, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 5, b: 4, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 7, b: 10, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 6, b: 12, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 10, b: 2, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
Send data to driver
a: 13, b: 6, sum: 0
Interface Trigger
a: 12, b: 12, sum: 0
$finish called from file "error.sv", line 126.
$finish at simulation time 2000
VCS: Simulation Report
Time: 200000 ps
CPU time: 0.168 seconds; Data structure size: 0.0Mb
Fri Sep 15 04:46:31 2023
1,1 All stone@ubuntu:~/System_Verilog_Study/5_Interface/9_Inject_error_pt2
```