

```
stone@ubuntu: ~/System_Verilog_Study/1_SystemVerilog_Fundamentals/1...
1 module tb;
2 //unique
3 int arr1[2] = '{1,2};
4 //repetition operator
5 int arr2[2] = '{2(3)};
6 //default
7 int arr3[2] = '{default : 2};
8 //uninitializead
9 int arr4[2];
10
11
12 initial begin
13 $display ("Value of all elements of arr1 : %0p", arr1);
14 $display ("Value of all elements of arr2 : %0p", arr2);
15 $display ("Value of all elements of arr3 : %0p", arr3);
16 $display ("Value of all elements of arr4 : %0p", arr4);
17 end
18 endmodule

stone@ubuntu: ~/System_Verilog_Study/1_SystemVerilog_Fundamentals/1_Fundamentals/3_Arr...
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'array.sv'
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
make[1]: Entering directory '/home/stone/System_Verilog_Study/1_SystemVerilog_Fundamentals/1_Fundamentals/3_Array_Initializ
ze/csrc'
rm -f _csrc*.so pre_vcsobj.*.so share_vcsobj.*.so
ld -shared -Bsymbolic -o .././simv.daidir/_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath='$(ORIGIN)/simv.daidir/' -Wl,-rpath=../simv.dai
dir/ -Wl,-rpath='$(ORIGIN)/simv.daidir/scsim.db.dir' -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-need
ed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-20
18.09-SP2/linux64/lib -l23131_archive_1.so -lprev_archive_1.so -lcsrc0.so -lSIM_1.o -lcsrc0.so -lmapats_mop.o -lmapats.
o -lrmr.o -lrmr_nd.o -lrmr_llvm_0_1.o -lrmr_llvm_0_0.o -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs
-lvcsnew -lsimprofile -luclnative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-arc
hive -lvcsucli -Wl,-no-whole-archive -vcs_plt_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/
vcs.save.restore_new.o /usr/stone/software/verdi/verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpt
hread -ldl
../simv up to date
make[1]: Leaving directory '/home/stone/System_Verilog_Study/1_SystemVerilog_Fundamentals/1_Fundamentals/3_Array_Initializ
e/csrc'
CPU time: .139 seconds to compile + .120 seconds to elab + .196 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
./simv -l simv.log +ntb_random_seed=1
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 19 00:01 2023
Value of all elements of arr1 : '{1, 2}'
Value of all elements of arr2 : '{3, 3}'
Value of all elements of arr3 : '{2, 2}'
Value of all elements of arr4 : '{0, 0}'
VCS-Writer: 0-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Tue Sep 19 00:01:06 2023
stone@ubuntu:~/System_Verilog_Study/1_SystemVerilog_Fundamentals/1_Fundamentals/3_Array_Initializ$
```