



```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/1_CLASS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/,-rpath=./simv.daidir/-Ml,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/M86.64-linux-gnu -Hlb/M86.64-linux-gnu -Hlb/M8
     lass first;
 // reg [2:0] data;
// [ reg [1:0] data2;
bit [2:0] data;
bit [1:0] data2;
endclass
                                         initial begin
f=new(); // 생성자추가 (데이터멤버에대한 메모리할당)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  VCS SIMULATI
Time: 1
CPU Time: 0.130 seconds;
Mon Aug 21 20:02:16 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Verilog_Udemy/3_00P/1_CLASS$ P
```

```
| Stone@ubuntu:-/System_Verilog_Udemy/3_OOP/1_CLASS | Q | E | - Q | S |
| g++ -0../simv-no-pie -HI,--no-as-needed -MI,-rpath-link-./-HI,-rpath-SORIGIN'/simv.daidir/-HI,
| r-path-./slmv.daidir/-HI,-rpath-SORIGIN'/simv.daidir//scsin.db.dir -L/usr/lib/x86.64-linux-gnu-HI,
| hyx86.64-linux-gnu-MI,--no-as-needed -rdynamic -MI,-rpath=Usr/stone/software/vcs2018/vcs/O-2018.09-SPZ/linux64/lib-L/usr/stone/software/vcs2018/vcs/O-2018.09-SPZ/linux64/lib -L/usr/stone/software/vcs2018/vcs/O-2018.09-SPZ/linux64/lib -Jos -Src Sos SIMI_Lo. csrc@s.so rmapats_mpo.or mapats_nop.or mapats_n
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/1_CLASS Q = -
       class first;
reg [2:0] data;
reg [1:0] data2;
// bit [2:0] data;
// bit [1:0] data2;
endclass
                                                             initial begin
f=new(); // 생성자추가 (데이터멤버에대한 메모리할당)
```

```
class first;
reg [2:0] data;
reg [1:0] data2;

// bit [2:0] data;
// bit [2:0] data;
// bit [2:0] data;
// bit [1:0] data2;

// bit [2:0] data;
// bit [1:0] data2;

// bit [2:0] data;
```

메모리 할당을 하지 않을시 NULL POINTER에 접근하므로 에러 발생

#1,
\$display("value of data : %0d and data2: %0d", f.data, f.data2);

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/1_CLASS Q = _
                                                                                                                                                                                                                                                                                                                                                                                                                rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc8.so objs/amcQw_d.o
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc8.so objs/amcQw_d.o
rm -f _csrc*.so so
if [ -x ../simv ]; then chmod -x .../simv; fi
g+- o .../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-linke./ -Wl,-rpath='$QRIGIN'/simv.daidir//-Wl
_-rpath=./simv.daidir/-Wl,--path='$QRIGIN'/simv.daidir//scsim.db. dir -L/usr/lib/x86.64-linux-pun -L/I
_b/x86.64-linux-pun -Wl,--no-as-needed -rdynamic -Wl,--path='usr/stone/software/vcs2018/vcs/0-2018.09-
SPZ/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SPZ/linux64/lib -l/usr-ystone/software/vcs2018/vcs/0-2018.09-
SPZ/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SPZ/linux64/lib/vcs_tls.o _no _-loe _no _-loe _-lo
  class first;
                             reg [2:0] data;
reg [1:0] data2;
// bit [2:0] data;
// bit [1:0] data2;
endclass
                              initial begin

[=new(); // 생성자추가 (데이터멤버에대한 메모리활당)

f.data = 3'b010;

f.data2 = 2'b10[]
                                                                  $display("value of data : %0d and data2: %0d", f.data, f.data2);
                                                                                                                                                                                                                                                                                                                                                                                                                    V C S S i m u l a
Time: 1
CPU Time: 0.140 seconds;
Mon Aug 21 21:45:06 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                18,18-32
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           _Verilog_Udemy/3_00P/1_CLASS$ P
                                                                       stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/1_CLASS Q = _ 🗆 🗵
                                                                                                                                                                                                                                                                                                                                                                                                                  simprofile -luclinative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub_.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/Verdi_0-2018.09-SP2/share/PLI/Vcs/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl ./simv up to date

CPU time: .141 seconds to compile + .119 seconds to elab + .194 seconds to link

Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s) stone@ubuntus-/System_Verliop_Udemy/3.00P/1_CLASS$ ./simv

Chronologic VCS simulator copyright 1991-2018

Contains Synopsys proprietary information.

Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 21 21:56 2023
                              reg [2:0] data;
reg [1:0] data2;
 // bit [2:0] data;
// bit [1:0] data2;
endclass
 module tb;
first f;
                                                                                                                                                                                                                                                                                                                                                                                                                         Error-[NOA] Null object access
                                 initial begin
f=new(); // 생성자추가 (데이터멤버에대한 메모리할당)
f. data = 3'b010;
f. data2 = 2'b10;
                                                                                                                                                                                                                                                                                                                                                                                                                           lass.sv, 21
The object at dereference depth 0 is being used before it was constructed/allocated.
Please make sure that the object is allocated before using it.
                                                                  f = null; // 생성자 삭제 (객체삭제)
                                                                                                                                                                                                                                                                                                                                                                                                                              #0 in tb at class.sv:21
```

22,4-11

Time: 1
CPU Time: 0.140 seconds; Data structure size:
Mon Aug 21 21:56:08 2023
stone@ubuntu:~/System_Verilog_Udemy/3_00P/1_CLASS\$ F[]