
```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/7_Multiple_Constructor
 File Edit View Search Terminal Help
     1 class first;
2 int data1;
                            bit [7:0] data2;
shortint data3;
      3
4
5
6
7
                             function new(input int data1 = 0, input bit[7:0] data2 = 8'h00, input shortint data3 =0);
this.data1 = data1; //this 클래스 내부 Function new 안에 사용되고 클래스안의 객체 자체를 가리키는 포인<mark>트</mark>
this.data2 = data2;
     8
                                           this.data3 = data3:
  10
                            endfunction
11 endclass
12
13 module tb;
14 first f:
                            first f1;
 16
17
18
                             initial begin
                                     f1 = new(32);
                                            $display ("Data : %0d",f1.data);
  20 endmodule
                                                                            stone@ubuntu: ~/System Verilog Udemy/3 OOP/7 Multiple Constructor Q
                                                                                                                                                                                                                                                                                                                                                                                            and may be used and disclosed only as authorized in a license agreement controlling such use and disclosure.
                                                                                                                                                                                                                                                                                                                                                                                       function new(input int data1 = 0, input bit[7:0] data2 = 8'h00, input shortint data3 =0);
this.data1 = data1; //this 클래스 내부 Function new 안에 사용되고 클래스안의 객체 자체를 가리키는 포인터
this.data2 = data2;
this.data3 = data3;
                   initial begin
f1 = new(23,4,35);
$display ("Data1 : %0d, Data2 :%0d, Data3:%0d",f1.data1, f1[data2, f1.data3);
           endmodule
                                                                                                                                                                                                                                                                                                                                                                                          ning(s)
stone@bubutu:~/System_Verilog_Udemy/3_00P/7_Multiple_Constructor$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 23
04:14_2023
Datal : 23, Data2 :4, Data3:35
Time: 0

Time
                                                                                                                                                                                                                                                                                                                                                                                           V C S S i m u l a
Time: 0
CPU Time: 0.130 seconds;
Wed Aug 23 04:14:55 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                                                                                                                                                _Verilog_Udemy/3_00P/7_Multiple_Constructor$
                                                                                                                                                                                                                                                                                                                                                                                        Parsing design file 'using_define.sv'
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompliling module tb
rm -f_csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f_csrc0.so
if [-x../sinw ]; then chmod -x.../simv; fi
g++ -o ../sinv -no-pie -Wl,--no-as-needed -Wl,--path-link=./-Wl,-rpath-'sORIGIN
/sinw.daidir/-Wl,--path=./sinw.daidir/-Wl,--path-'SORIGIN'/sinw.daidir/-Wl,--path-sinw.daidir/-Wl,--path-sinw.daidir/-Wl,--no-as-needed -rdynamic
-Wl,--path-jusr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/so
ftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/so
ftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/so
ftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/so
ftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/so
ftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib--L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
so-sp2/linux64/lib/vcs_tls.o - Vl,-whole-archive -lvcsvcli-Wl,-no-whole-archive
_vcs_pli_stub_.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
_save_restore_new.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
_save_restore_new.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
_/simv_up to date
CPU time: .130 seconds to compile + .117 seconds to elab + .195 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 war
ning(s)
tonestonettic-vcs_ystem_Verilog_Udemy/3_00P/7_Multiple_Constructor$./simv
                                                                                                                                                                                                                                                                                                                                                                                         Parsing design file 'using_define.sv'
Top Level Modules:
                            nction new(input int data1 = 0, input bit[7:0] data2 = 8'h00, input shortint data3 =0);
this.data1 = data1; //this 클래스 내부 Function new 안에 사용되고 클래스안의 객체 자체를 가리키는 포인터
this.data3 = data2;
this.data3 = data3;
function
                  initial begin

f1 = new(23, 55);

**Sdisplay ("Data1: %0d, Data2: %0d, Data3: %0d",f1.data1, f1.data2, f1.data3);
                                                                                                                                                                                                                                                                                                                                                                                       ning(s)
storedbubutu:~/System_Verilog_Udemy/3_00P/7_Multiple_Constructor$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 23
04:18 2023
Datal : 23, Data2 :0, Data3:35
Time: 0
                                                                                                                                                                                                                                                                                                                                                                                        Time: 0
CPU Time: 0.140 seconds;
Wed Aug 23 04:18:16 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        rilog_Udemy/3_00P/7_Multiple_Constructor$
```



이전 방법은 객체순서대로 값을 넣었지만 이방법은 객체를 직접 선택하여 값을 지정