

```
stone@ubuntu: ~/System_Verilog_Udemy/4_IPC/9_mailbox_custom_constructor
1 class generator
2   int data = 12;
3   mailbox mbx;
4   function new (mailbox mbx);
5     this.mbx = mbx;
6   endfunction
7
8   task run();
9     mbx.put(data); //Mailbox 데이터 전송
10    $display(" [GEN] : Data Send from Gen : %0d" ,data);
11  endtask
12 endclass
13
14 class driver;
15   mailbox mbx;
16   int data;
17
18   function new (mailbox mbx);
19     this.mbx = mbx;
20   endfunction
21
22   task run();
23     mbx.get(data); //Mailbox 데이터 수신
24     $display(" [DRV] : DATA receive : %0d" , data);
25   endtask
26 endclass
27
28 module tb;
29   generator gen;
30   driver drv;
31   mailbox mbx;
32
33   initial begin
34     mbx = new();
35     gen = new(mbx);
36     drv = new(mbx);
37
38     //gen.mbx = mbx; // class 안에 function new 생성자 선언시 해당 구문은 필요X
39     //drv.mbx = mbx;
40
41     gen.run();
42     drv.run();
43   end
44 endmodule
45
1,16 All
```

```
stone@ubuntu: ~/System_Verilog_Udemy/4_IPC/9_mailbox_custom_constructor
Warning-[LINUX.KERNEL] Unsupported Linux kernel
Linux kernel '5.15.0-83-generic' is not supported.
Supported versions are 2.4+ or 2.6+.

Chronologic VCS (TM)
Version 0-2018.09-SP2_Full64 -- Sun Sep 10 02:04:00 2023
Copyright (c) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'mailbox.sv'
Top Level Modules:
  tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc0.so pre_vcsobj.*.so share_vcsobj.*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so objs/amcQw.d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../Wl,-rpath=$ORIGIN/simv.daidir/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath=$ORIGIN/simv.daidir/vcsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -l20481_archive.1.so -lprev_archive.1.so -lcsrc0.so -lSIM.1.o -lcsrc0.so -lmapats_mop.o -lmapats.o -lrmr.o -lrmr.nd.o -lrmr_llvm_0.1.o -lrmr_llvm_0.0.o -lzerosoft_rt_stubs -lvrsim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lslmprofile -luclnactive /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-who-le-archive -lvcsucl -Wl,-no-whole-archive -vcs_pli_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldt -lc -lm -lthread -ldl
../simv up to date
CPU time: .146 seconds to compile + .117 seconds to elab + .204 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/9_mailbox_custom_constructor$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 10 02:04 2023
[GEN] : Data Send from Gen : 12
[DRV] : DATA receive : 12
VCS - Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Sun Sep 10 02:04:03 2023
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/9_mailbox_custom_constructor$
```