

```
stone@ubuntu: ~/System_Verilog_Study/5_Interface/3_Logic_wire_reg
1 `timescale 1ns/100ps
2 interface add if:
3   wire [3:0] a; //wire 사용시 initial 과 always 안에서 stimulus 를 적용할수 없음
4   wire [3:0] b;
5   wire [4:0] sum;
6 endinterface
7
8
9 module tb;
10  add_if aif(); //배밀로그 DUT 와 연결하기 위해서는 Interface를 Instance 화 해야한다
11
12  //add dut (aif.a, aif.b, aif.sum) //Order by list
13  add dut (.a(aif.a), .b(aif.b), .sum(aif.sum)); //Order by list ->DUT와 Instance 화된 Interface 서로연결
14
15  initial begin
16    aif.a = 4'b0100;
17    aif.b = 4'b0100;
18    #10;
19    aif.a = 4'b0011;
20    #10;
21    aif.b = 4'b0111;
22    #10;
23    $display("a : %b , b : %b and y : %b",aif.a, aif.b, aif.sum);
24  end
25
26  initial begin
27    $fsdbDumpvars;
28    #100;
29    $finish();
30  end
31
32 endmodule
33
34 interface.sv" 33L, 723C written
35
36 3,92-81 All
```

```
tb
TimeScale is 1 ns / 100 ps
Error-[IBLHS-MT] Illegal behavioral left hand side
interface.sv, 16
Net type cannot be used on the left side of this assignment.
The offending expression is : tb.aif.a
Source info: tb.aif.a = 4'b0100;

Error-[IBLHS-MT] Illegal behavioral left hand side
interface.sv, 17
Net type cannot be used on the left side of this assignment.
The offending expression is : tb.aif.b
Source info: tb.aif.b = 4'b0100;

Error-[IBLHS-MT] Illegal behavioral left hand side
interface.sv, 19
Net type cannot be used on the left side of this assignment.
The offending expression is : tb.aif.a
Source info: tb.aif.a = 4'b0011;

Error-[IBLHS-MT] Illegal behavioral left hand side
interface.sv, 21
Net type cannot be used on the left side of this assignment.
The offending expression is : tb.aif.b
Source info: tb.aif.b = 4'b0111;

4 errors

Warning-[KDB-ELAB-E] Verdi KDB elaboration with error
Verdi KDB elaboration finished with 4 error(s) and 0 warning(s).
```