

```

1 module tb;
2   int data1,data2;
3   event done;
4
5   int i =0;
6
7   //generator
8   initial begin
9     for (i=0; i<10; i++) begin
10       data1 = $urandom(); //32비트 Unsigned 랜덤값
11       $display ("Data sent : %0d", data1);
12       #10;
13     end
14     -> done; //for문 종료시 done 트리거 발생
15   end
16
17   //Driver
18   initial begin
19     forever begin
20       #10;
21       data2 = data1;
22       $display ("Data Receive : %0d", data2);
23     end
24   end
25
26   initial begin
27     wait (done.triggered);
28     $finish(); //done 트리거 감지시 시뮬레이션 종료
29   end
30
31 endmodule

```

```

_vcs_pli_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_rest
ore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ld
l -lc -lm -lpthread -ldl
./simv up to date
CPU time: .141 seconds to compile + .114 seconds to elab + .187 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/3_Multiple_Initial_block$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep  6 04:12 20
23
Data sent : 08710838
Data sent : 1474208060
Data Receive : 1474208060
Data sent : -1098913923
Data Receive : -1098913923
Data sent : 816460770
Data Receive : 816460770
Data sent : 41501707
Data Receive : 41501707
Data sent : -1179418145
Data Receive : -1179418145
Data sent : -212817600
Data Receive : -212817600
Data sent : -719881993
Data Receive : -719881993
Data sent : 1837005222
Data Receive : 1837005222
Data sent : 819246107
Data Receive : 819246107
Data sent : 819246107
Data Receive : 819246107
$finish called from file "mitiple.sv", line 28.
$finish at simulation time 100
VCS Simulation Report
Time: 100

```