

```

1 `timescale 1ns/100ps
2 interface add_if;
3     logic [3:0] a;
4     logic [3:0] b;
5     logic [4:0] sum;
6     logic      clk;
7
8     modport DRV (output a,b, input sum,clk); //modport는 Interface 신호의 방향지정
9 endinterface
10
11 class driver;
12     virtual add_if.DRV aif; // class 의 Interface 에도 modport 선언
13
14     task run();
15         forever begin
16             @(posedge aif.clk);
17             aif.a <= 2;
18             aif.b <= 3;
19             $strobe ("Interface Trigger");
20         end
21     endtask
22 endclass
23
24
25
26 module tb;
27     add_if aif();
28
29     add dut (.a(aif.a), .b(aif.b), .sum(aif.sum), .clk(aif.clk));
30
31     driver drv;
32
33     initial begin
34         aif.clk = 0;
35     end
36
37     always #10 aif.clk = ~aif.clk;
38
39     initial begin
40         drv = new();
41         drv.aif = aif;
42         drv.run();
43     end
44
45     initial begin
46         $fsdbDumpvars; //Verdi 디버깅 파일 생성
47         #100;
48     end
49 endmodule

```

```

root@ubuntu: ~/System_Verilog_Study/S_Interface/S_modport$
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,-no-as-needed -Wl,-rpath-link=:/usr/lib/x86_64-linux-gnu -L/usr/lib/x86_64-linux-gnu -Wl,-rpath=:/usr/lib/x86_64-linux-gnu -L/usr/lib/x86_64-linux-gnu -Wl,-no-as-needed -dynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -lstdc++_archive.1.so -prev_archive.1.so -csrc0.so SIM_1.o csrc0.cso rmapats.mop rmapats.o rmar_nbo rmar_lvm.o rmar_lvm.o.1.lib/rmar_lvm.o.1 -lzerosoft_rts -lzerosoft_rts.linux64 -ltspasmalloc -lvfs -lvcsnew -lsimprofile -luclinate /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs.tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive -vcs_pli.stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs.save.restore.new.o /usr/stone/software/verdi/verdi/VerdI_0-2018.09-SP2/share/PLI/WCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
make[1]: Leaving directory '/home/stone/System_Verilog_Study/S_Interface/S_modport/csrc'
CPU time: .145 seconds to compile + .174 seconds to elab + .153 seconds to link
Verdi simulation done and the database successfully generated: 0 error(s), 0 warning(s)
./simv -l simv.log -ntb_random_seed=
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 12 02:11 2023
VCD+ Writer 0-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
*Verdi* Loading libsscore_vcs201809.so
FSDB runner for VCS Release VerDI_0-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(c) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file "novas.fsdb".
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Interface Trigger
Finish called from file "Interface.sv", line 48.
$finish at simulation time 1000
V C S Simulation Report
Time: 100000 ps
CPU time: 0.140 seconds; Data structure size: 0.0Mb
Tue Sep 12 02:11:33 2023
root@ubuntu: ~/System_Verilog_Study/S_Interface/S_modport$ ./d

```

```

1 `timescale 1ns/100ps
2 interface add_if;
3     logic [3:0] a;
4     logic [3:0] b;
5     logic [4:0] sum;
6     logic      clk;
7
8     modport DRV (input a,b, input sum,clk); //modport 와 DUT 의 신호 방향이 맞지 않음시 컴파일에러
9 endinterface
10
11 class driver;
12     virtual add_if.DRV aif; // class 의 Interface 에도 modport 선언
13
14     task run();
15     forever begin
16         @(posedge aif.clk);
17         aif.a <= 2;
18         aif.b <= 3;
19         $strobe ("Interface Trigger");
20     end
21 endtask
22 endclass
23
24
25
26 module tb;
27     add_if aif();
28
29     add dut (.a(aif.a), .b(aif.b), .sum(aif.sum), .clk(aif.clk));
30
31     driver drv;
32
33     initial begin
34         aif.clk = 0;
35     end
36
37     always #10 aif.clk = ~aif.clk;
38
39     initial begin
40         drv = new();
41         drv.aif = aif;
42         drv.run();
43     end
44 end

```

```
stone@ubuntu: ~/System_Verilog_Study/S_Interface/S_modport$ make
vcs -l vcs.log -sverilog -kdb -debug_access=all interface.sv add.v +vcs+vcdpluson

Warning-[LINUX_KERNEL] Unsupported Linux kernel
Linux kernel '5.15.0-83-generic' is not supported.
Supported versions are 2.4+ or 2.6+.

Chronologic VCS (TM)
Version 0-2018.09-SP2_Full164 -- Tue Sep 12 02:15:39 2023
Copyright (c) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'interface.sv'
Parsing design file 'add.v'
Top Level Modules:
    tb
TimeScale is 1 ns / 100 ps

Error-[MPC8BD] Modport port cannot be driven
interface.sv, 18
Sunit, "aif.a"
    Port 'a' of modport 'DRV' has been restricted as an input port. Input ports
    cannot be driven.

Error-[MPC8BD] Modport port cannot be driven
interface.sv, 19
Sunit, "aif.b"
    Port 'b' of modport 'DRV' has been restricted as an input port. Input ports
    cannot be driven.

2 errors
CPU time: .071 seconds to compile
make: *** [Makefile:15: compile] Error 255
stone@ubuntu: ~/System_Verilog_Study/S_Interface/S_modport$
```