

```
stone@ubuntu: ~/System_Verilog_Udemy3_OOP/16_Polymorphism
1 class first; ///부모 클래스
2
3   int data = 12;
4
5   function void display();
6     $display("FIRST : Value of data : %0d", data);
7   endfunction
8
9
10
11 endclass
12
13 class second extends first; ///자식 클래스
14
15   int temp = 34;
16
17   function void add();
18     $display("second:Value after process : %0d", temp+4);
19   endfunction
20
21
22   function void display();
23     $display("SECOND : Value of data : %0d", data);
24   endfunction
25
26
27
28 endclass
29
30 module tb;
31
32   first f;
33   second s;
34
35   initial begin
36     f = new();
37     s = new();
38     f = s;
39     f.display();
40   end
41
42   $display();
43
44   end
45
46
47
48
49
14,44-40 Top
```

```
stone@ubuntu: ~/System_Verilog_Udemy3_OOP/16_Polymorphism
CPU Time: 0.140 seconds; Data structure size: 0.0Mb
Sun Aug 27 06:54:55 2023
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ vcs -l vcs.log -sverilog -kdb -debug_access=all
class extend sv csrc/ simv simv.daidir/ ucll.key vcs.log
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ cd ..
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ cd 16_Polymorphism/
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ vcs -l vcs.log -sverilog -kdb -debug_access=all Polymorphism.sv

Warning-[LINK.KRNL] Unsupported Linux kernel
Linux kernel '5.15.0-79-generic' is not supported.
Supported versions are 2.4 or 2.6+.

Chronologic VCS (TM)
Version 0-2018.09-SP2_Full64 -- Sun Aug 27 06:15:12 2023
Copyright (c) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'Polymorphism.sv'
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj.*.so share_vcsobj.*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,-no-as-needed -Wl,-rpath-link=/ -Wl,-rpath=$ORIGIN/simv.daidir/ -Wl,-rpath=/simv.daidir/ -Wl,-rpath=$ORIGIN/simv.daidir/ /csim.cb.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,-no-as-needed -rdynamic -Wl,-rpath=/usr/sto
software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -obj/amcqw.d.o -lstdc++ -l
e.l.so SIM.l.o rmapats.mop.o rmapats.o rmar.o rmar.nd.o rmar.llvm.0.1.o rmar.llvm.0.0.o -lzerosoft_rt_stub -lvirsim -lerr
orinf -lsnpsmallc -lvfs -lvcnew -lslmprofile -lucllative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs.tls.o -Wl,-w
hole-archive -lvcucll -Wl,-no-whole-archive -vcs.pll_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_r
estore.new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .143 seconds to compile + .117 seconds to elab + .196 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 27 06:15 2023
FIRST : Value of data : 12
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Sun Aug 27 06:15:16 2023
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$
```

```
stone@ubuntu: ~/System_Verilog_Udemy3_OOP/16_Polymorphism
1 class first; ///부모 클래스
2
3   int data = 12;
4
5   virtual function void display();
6     $display("FIRST : Value of data : %0d", data);
7   endfunction
8
9
10
11 endclass
12
13 class second extends first; ///자식 클래스
14
15   int temp = 34;
16
17   function void add();
18     $display("second:Value after process : %0d", temp+4);
19   endfunction
20
21
22   function void display();
23     $display("SECOND : Value of data : %0d", data);
24   endfunction
25
26
27
28 endclass
29
30 module tb;
31
32   first f;
33   second s;
34
35   initial begin
36     f = new();
37     s = new();
38     f = s;
39     f.display();
40   end
41
42   $display();
43
44   end
45
46
47
48
49
1 change; before #39 4 seconds ago 5,10 Top
```

```
stone@ubuntu: ~/System_Verilog_Udemy3_OOP/16_Polymorphism
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Sun Aug 27 06:15:16 2023
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ vcs -l vcs.log -sverilog -kdb -debug_access=all Polymorphism.sv

Warning-[LINK.KRNL] Unsupported Linux kernel
Linux kernel '5.15.0-79-generic' is not supported.
Supported versions are 2.4 or 2.6+.

Chronologic VCS (TM)
Version 0-2018.09-SP2_Full64 -- Sun Aug 27 06:29:26 2023
Copyright (c) 1991-2018 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'Polymorphism.sv'
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj.*.so share_vcsobj.*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so obj/amcqw.d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,-no-as-needed -Wl,-rpath-link=/ -Wl,-rpath=$ORIGIN/simv.daidir/ -Wl,-rpath=/simv.daidir/ -Wl,-rpath=$ORIGIN/simv.daidir/ /csim.cb.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,-no-as-needed -rdynamic -Wl,-rpath=/usr/sto
software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -obj/amcqw.d.o -lstdc++ -l
o SIM.l.o _csrc0.so rmapats.mop.o rmapats.o rmar.o rmar.nd.o rmar.llvm.0.1.o rmar.llvm.0.0.o -lzerosoft_rt_stub -lvirsim -lerr
orinf -lsnpsmallc -lvfs -lvcnew -lslmprofile -lucllative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs.tls.o -Wl,-w
hole-archive -lvcucll -Wl,-no-whole-archive -vcs.pll_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_sa
ve_restore.new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .173 seconds to compile + .122 seconds to elab + .206 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 27 06:29 2023
SECOND : Value of data : 12
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Sun Aug 27 06:29:30 2023
stone@ubuntu:~/System_Verilog_Udemy3_OOP/16_Polymorphism$
```