```
1 module tb;
                                                                                                                                                                                                                                                                                                                                                      Parsing design file 'task.sv'
Top Level Modules:
tb
No TimeScale specified
                    ///기본방향은 : input
task add(input bit [3:0] a, input bit [3:0] b, output bit [4:0] y);
                  y = a + b;
endtask
                                                                                                                                                                                                                                                                                                                                                       Starting vcs inline pass.

1 module and 0 UDP read.
recompiling module tb
                                                                                                                                                                                                                                                                                                                                                    I module and o'Or read:

recompiling module tb

rm -f_csrc*.so pre_vcsobj_*.so share_vcsobj_*.so

if [-x ../simv]; then chmod -x ../simv; fi

g++ -o ../simv -no-ple -Wl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/s

imv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -L

vlsr/lib/x86_6d-linux-gnu -L/lib/x86_6t-linux-gnu -Wl,-no-as-needed -rdynamic -Wl,-rpa

th=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs20

18/vcs/0-2018.09-SP2/linux64/lib objs/amcQw_d.o _12941_archive_l.so SIM_l.o r

mapats_mpo_o rmapats.o rmar.o rmar_nd.o rmar_llvm 0_1.o rmar_llvm 0_1.o - leror

soft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinativ

ve /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-arch

ve -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub_.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/vcrdi/verdi/V

erdi 0-2018.09-SP2/lshare/PLI/VcS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date

CPU time: .143 seconds to compile + .118 seconds to elab + .196 seconds to link

Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warnin
g(s)
                   bit [3:0] a,b;
bit [3:0] y;
                    initial begin
                          itial beg
a = 7;
b = 7;
add (a,b,y);
add (a,b,y);
sdisplay ("value of y : %0d", y);
16 end
17 endmodule
                                                                                                                                                                                                                                                                                                                                                     Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 22 02:
                                                                                                                                                                                                                                                                                                                                                      17 2023
                                                                                                                                                                                                                                                                                                                                                      value of y : 14
V C S
                                                                                                                                                                                                                                                                                                                                                    Time: 0 0.130 seconds;
Tue Aug 22 02:17:25 2023
Tue Aug 22 02:47:25 2023
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                                                                                             tu:~/System_Verilog_Udemy/3_00P/3_TASK$
 fewer lines; before #22 2 seconds ago
                                                                                                                                                                                                                                                                           9,13-15
```

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/3_TASK Q =
                                                                                                                                                                                                                                                                                                             tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
        module tb;
                   ///기본방향은 : input
                                                                                                                                                                                                                                                                                                           Through and 0 Our read.

recompiling module th

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so

d -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o

rm -f _csrc0.so

if [-x ../simv ]; then chmod -x ../simv; fi

g++ -o ../simv no-pie -Nl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$0RIGIN'/s

inv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$0RIGIN'/simv.daidir//scsim.db.dir -L

/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,-no-as-needed -rdynamic -Wl,-rpa

th=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs

lsimprofile -luclinative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs

ls. o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub__ o /us

r/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/vcrdi/Verdi_0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone

//simv up to date

CPU time: .144 seconds to compile + .117 seconds to elab + .207 seconds to link

verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warnin

g(s)
                   task add(input bit [3:0] a, input bit [3:0] b, output bit [4:0] y);
                                                                                                                                                                                                                                                                                                               recompiling module tb
                 y = a + b;
endtask
8
9
10
11
12
13
14
15
16
17
18
19
20
21
                 bit [3:0] a,b;
bit [3:0] y;
                  task add();
  y = a + b;
endtask
                         111at begin

a = 7;

b = 7;

add (0);

$display ("value of y : %0d", y);
        end
endmodule
                                                                                                                                                                                                                                                                                                               g(s)
                                                                                                                                                                                                                                                                                                             Stoneedount0:-/System_Verilog_Udemy/3_00P/3_TASK$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 22 02:
43 2023
                                                                                                                                                                                                                                                                                                             value of y: 14

VCS Simulation Report
                                                                                                                                                                                                                                                                                                              Time: 0
CPU Time: 0.130 seco
Tue Aug 22 02:43:14 2023
                                                                                                                                                                                                                                                                                                                                                             0.130 seconds:
                                                                                                                                                                                                                                                                                                                                                                                                                              Data structure size: 0.0Mb
                                                                                                                                                                                                                                                                                                                           ne@ubuntu:~/System_Verilog_Udemy/3_00P/3_TASK$ P
                                                                                                                                                                                                                                                                                      All
'task.sv" 22L, 309C written
                                                                                                                                                                                                                                            19.8-12
```

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/3_TASK Q = _
                                                                                                                                                                       Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
          ///기본방향은 : input
          task add(input bit [3:0] a, input bit [3:0] b, output bit [4:0] y); y = a + b;
         y = a +
endtask
                                                                                                                                                                       bit [3:0] a,b;
bit [3:0] y;
              y = a + b;
$display ("a :%0d and b: %0d and y : %0d",a,b,y);
          task stim_a_b();
              a = 1;
b = 3;
add();
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
                                                                                                                                                                       hread -ldl
./simv up to date
CPU time: .144 seconds to compile + .120 seconds to elab + .202 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warnin
               #10;
               a = 5;
b = 6;
add();
                                                                                                                                                                      Stone@ubuntu:~/System_Verilog_Udemy/3_00P/3_TASK$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 22 02:
55 2023
a :1 and b: 3 and y: 4
a :5 and b: 6 and y: 11
a :7 and b: 8 and y: 15
V C S S i m u l a t i o n R e p o r t
Time: 30
               #10;
              a = 7;
b = 8;
add();
#10;
          initial begi
                                                                                                                                                                        VCS Simula
Time: 30
CPU Time: 0.140 seconds;
Tue Aug 22 02:56:03 2023
               stim_a_b();
                                                                                                                                                                                                                                      Data structure size: 0.0Mb
                                                                                                                                                                                          tu:~/System_Verilog_Udemy/3_00P/3_TASK$ P
'task.sv" 37L, 445C written
                                                                                                                                   35.15-17
                                                                                                                                                           Rot
```

