

```
stone@ubuntu: ~/System_Verilog_Udemy/3_Randomization/1_Generating_random
1 class generator;
2   rand bit [3:0] a,b; //랜덤 값을 받기 위해서는 데이터타입 앞에 rand 선언
3   bit [3:0] y;
4 endclass
5
6 module tb;
7   generator g;
8   int i=0;
9
10  initial begin
11
12    g=new();
13    for(i=0; i<10; i++)begin
14      g.randomize(); //Randomize() 메서드 사용하여 객체내 무작위 값 생성
15      $display("Value of a :%0d and %0d",g.a, g.b);
16    end
17  end
18 endmodule
19
20 "generate_random.sv" 22L, 385C
```

```
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj*.so share_vcsobj*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=
../simv.daidir/ -Wl,-rpath=$ORIGIN'/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-
gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/s
tone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib objs/amcQw.d.o _6420_archive.1.so SIM_1.o rmapat
s_mop.o rmapats.o rmar.o rmar_nd.o rmar_llvm_0.1.o rmar_llvm_0.0.o -lzerosoft_rt_stubs -lvrsim -lerr
orinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclintative /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/li
nux64/lib/vcs.tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive -vcs_pli_stub.o /usr/stone/s
oftware/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-20
18.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: 203 seconds to compile + .144 seconds to elab + .206 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_Randomization/1_Generating_random$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 27 20:40 2023
Value of a :9 and 12
Value of a :11 and 0
Value of a :10 and 6
Value of a :7 and 2
Value of a :0 and 12
Value of a :3 and 6
Value of a :10 and 12
Value of a :3 and 14
Value of a :0 and 3
Value of a :9 and 7
VCS Simulation Report
Time: 0
CPU Time: 0.180 seconds; Data structure size: 0.0Mb
Sun Aug 27 20:40:17 2023
stone@ubuntu:~/System_Verilog_Udemy/3_Randomization/1_Generating_random$
```

```
stone@ubuntu: ~/System_Verilog_Udemy/3_Randomization/1...
1 class generator;
2   randc bit [3:0] a,b; //randc는 반복되는 값이 출력되지 않음
3   bit [3:0] y;
4 endclass
5
6 module tb;
7   generator g;
8   int i=0;
9
10  initial begin
11
12    g=new();
13    for(i=0; i<10; i++)begin
14      g.randomize(); //Randomize() 메서드 사용하여 객체내 무작위 값 생성
15      $display("Value of a :%0d and %0d",g.a, g.b);
16    end
17  end
18 endmodule
19
20 "generate_random.sv" 22L, 356C, 111
```

```
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
However, due to incremental compilation, no re-compilation is necessary.
rm -f _csrc*.so pre_vcsobj*.so share_vcsobj*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so objs/amcQw.d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=
../simv.daidir/ -Wl,-rpath=$ORIGIN'/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-
gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/s
tone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib _7855_archive.1.so _prev_archive.1.so _csrc0.so SIM_1.
o _csrc0.so rmapats_mop.o rmapats.o rmar.o rmar_nd.o rmar_llvm_0.1.o rmar_llvm_0.0.o -lzerosoft
rt_stubs -lvrsim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclintative /usr/stone/software/vcs20
18/vcs/0-2018.09-SP2/linux64/lib/vcs.tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive -vcs_pli
_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software
/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .147 seconds to compile + .119 seconds to elab + .191 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_Randomization/1_Generating_random$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 27 20:48 2023
Value of a :14 and 10
Value of a :4 and 4
Value of a :3 and 8
Value of a :15 and 7
Value of a :10 and 15
Value of a :0 and 9
Value of a :1 and 3
Value of a :13 and 5
Value of a :2 and 6
Value of a :7 and 13
VCS Simulation Report
Time: 0
CPU Time: 0.140 seconds; Data structure size: 0.0Mb
Sun Aug 27 20:48:29 2023
stone@ubuntu:~/System_Verilog_Udemy/3_Randomization/1_Generating_random$
```