

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/9_Using...
1 class first;
2   int data=20;
3 endclass
4
5 class second;
6   first f1;
7
8   function new();
9     f1 = new();
10  endfunction
11 endclass
12
13 module tb;
14
15   second s;
16
17   initial begin
18     s = new(); //생성자
19     $display ("Value of data : %0d", s.f1.data);
20   end
21 endmodule
```

```
Parsing design file 'class_in_class.sv'
Top Level Modules:
tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj*.so share_vcsobj*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=/ -Wl,-rpath='$ORIGIN'/simv.daidi
r/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-li
nux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2
018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib
o bjs/amcQw_d.o _9645_archive.1.so SIM_l.o rmapats_mop.o rmapats.o rmar.o rmar.nd.o rmar_
llvm_0.1.o rmar_llvm_0.0.o -lzerosoft_rt_stubs -lvrsim -lerrorinf -lsnpsmalloc -lvfs
-lvcsnew -lsimprofile -luclinate /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs
_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_pli_stub.o /usr/stone/
software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/v
erdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .505 seconds to compile + .265 seconds to elab + .226 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:37 2023
Value of data : 20
VCS Simulation Report
Time: 0
CPU Time: 0.350 seconds; Data structure size: 0.0Mb
Fri Aug 25 23:37:52 2023
```

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/9_Using...
1 class first;
2   int data=20;
3   task display();
4     $display ("Value of data : %0d",data);
5   endtask
6 endclass
7
8 class second;
9   first f1;
10
11   function new();
12     f1 = new();
13   endfunction
14 endclass
15
16 module tb;
17
18   second s;
19
20   initial begin
21     s = new(); //생성자
22     $display ("Value of data : %0d", s.f1.data);
23     s.f1.display(); // 클래스 안의 함수 접근
24   end
25 endmodule
```

```
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj*.so share_vcsobj*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=/ -Wl,-rpath='$ORIGIN'/simv.daidi
r/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-li
nux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2
018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib
o _10783_archive.1.so _prev_archive.1.so _csrc0.so SIM_l.o _csrc0.so rmapats_mop.o rmapats.o
rmar.o rmar.nd.o rmar_llvm_0.1.o rmar_llvm_0.0.o -lzerosoft_rt_stubs -lvrsim -lerrori
nf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinate /usr/stone/software/vcs2018/vcs/0-201
8.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_p
li_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /us
r/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthr
ead -ldl
../simv up to date
CPU time: .171 seconds to compile + .120 seconds to elab + .200 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:46 2023
Value of data : 20
Value of data : 20
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Fri Aug 25 23:46:01 2023
```

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/9_Using...
1 class first;
2   int data=20;
3   task display();
4     $display ("Value of data : %0d",data);
5   endtask
6 endclass
7
8 class second;
9   first f1;
10
11   function new();
12     f1 = new();
13   endfunction
14 endclass
15
16 module tb;
17
18   second s;
19
20   initial begin
21     s = new(); //생성자
22     $display ("Value of data : %0d", s.f1.data);
23     s.f1.display(); // 클래스 안의 함수 접근
24   end
25
26   s.f1.data = 43; //first 클래스안의 data 멤버 값 변경
27   s.f1.display();
28 end
29 endmodule
```

```
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=/ -Wl,-rpath='$ORIGIN'/simv.daidi
r/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-li
nux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2
018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib
o _11398_archive.1.so _prev_archive.1.so _csrc0.so SIM_l.o _csrc0.so rmapats_mop.o rmapats.o
rmar.o rmar.nd.o rmar_llvm_0.1.o rmar_llvm_0.0.o -lzerosoft_rt_stubs -lvrsim -lerrori
nf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinate /usr/stone/software/vcs2018/vcs/0-201
8.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive _vcs_p
li_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /us
r/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthr
ead -ldl
../simv up to date
CPU time: .141 seconds to compile + .117 seconds to elab + .197 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$ ./
bash: ./: Is a directory
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$ ./s
bash: ./s: No such file or directory
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 25 23:49 2023
Value of data : 20
Value of data : 20
Value of data : 43
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Fri Aug 25 23:49:16 2023
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/9_Using_Class_in_Class$
```