

```

File Edit View Search Terminal Help
1 class generator;
2
3     randc bit [3:0] raddr, waddr;
4     rand bit wr;
5     rand bit oe;
6
7     constraint wr_c {
8         wr dist {0:= 50, 1 := 50};
9     }
10
11
12     constraint oe_c {
13         oe dist {1:= 50, 0 := 50};
14     }
15
16     constraint wr_oe_c {
17         ( wr == 1 ) -> (oe == 0);
18     }
19
20
21
22 endclass
23
24 module tb;
25
26     generator g;
27
28     initial begin
29         g = new();
30
31         g.wr_oe_c.constraint_mode(0); ///1 -> 제약조건 동작 // 0-> 제약조건 동작 안함
32         $display("Constraint Status oe_c : %0d",g.wr_oe_c.constraint_mode());
33         for (int i = 0; i<20 ; i++) begin
34             assert(g.randomize()) else $display("Randomization Failed");
35             $display("Value of wr : %0b | oe : %0b | ", g.wr, g.oe);
36         end
37     end
38
39 end
40
41 endmodule

```

```

rm -f _csrc0.so
if [ -X ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.d
dir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir -L/usr/lib/x86
4-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/sto
e/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux
/lib _34239_archive_1.so _prev_archive_1.so _csrc0.so SIM_1.o _csrc0.so rmapats.mop
rmapats.o rmar.o rmar.nd.o rmar.llvm_0.1.o rmar.llvm_0.0.o -lzerosoft_rt_stubs -lv
sim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclivariate /usr/stone/software/v
2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-arc
ve _vcs_pli_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_s
_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.
-ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .149 seconds to compile + .117 seconds to elab + .201 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s).
stone@ubuntu:~/System_Verilog_Udemy/3_Randomiztion/11_turn_on_off_constraints$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep  4 05:38 20
Constraint Status oe_c : 0
Value of wr : 1 | oe : 1 |
Value of wr : 0 | oe : 1 |
Value of wr : 1 | oe : 0 |
Value of wr : 1 | oe : 1 |
Value of wr : 0 | oe : 0 |
Value of wr : 0 | oe : 1 |
Value of wr : 1 | oe : 0 |
Value of wr : 0 | oe : 0 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 1 |
Value of wr : 0 | oe : 1 |
Value of wr : 0 | oe : 0 |
Value of wr : 0 | oe : 0 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 1 |
Value of wr : 1 | oe : 0 |
Value of wr : 1 | oe : 1 |
VCS Simulation Report
Time: 0

```