

```
stone@ubuntu: ~/System_Verilog_Udemy/4_IPC/8_MailBox
1 class generator;
2   int data = 12;
3   mailbox mbx;
4
5   task run();
6     mbx.put(data); //Mailbox 데이터 전송
7     $display(" [GEN] :Data Send From Gen : %0d",data);
8   endtask
9 endclass
10
11 class driver;
12   mailbox mbx;
13   int data;
14
15   task run();
16     mbx.get(data); //Mailbox 데이터 수신
17     $display(" [DRV] : DATA rcvd : %0d", data);
18   endtask
19 endclass
20
21 module tb;
22   generator gen;
23   driver drv;
24   mailbox mbx;
25
26   initial begin
27     gen = new();
28     drv = new();
29     mbx = new();
30
31     gen.mbx = mbx; // generator 클래스 와 driver 클래스 사이에 작동하는 mailbox 선언
32     drv.mbx = mbx;
33
34     gen.run();
35     drv.run();
36   end
37 endmodule
"
```

```

"mailbox.sv" 37L, 614C written
16,41 All

```

```
stone@ubuntu: ~/System_Verilog_Udemy/4_IPC/8_MailBox$

```

```
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'mailbox.sv'
Top Level Modules:
  tb
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o ../simv.daidir//_csrc0.so obj$amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath=$ORIGIN'/simv.daidir/$ccsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib _15970_archive_1.so _prev_archive_1.so _csrc0.so SIM_1.o _csrc0.so rmapats.mop.o rmapats.o rmar.o rmar.nd.o rmar.llvm_0.1.o rmar.llvm_0.0.o -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinaive /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs.tls.o -Wl,-whole-archive -lvcsucll -Wl,-no-whole-archive _vcs_pli_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .260 seconds to compile + .118 seconds to elab + .199 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/8_MailBox$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 10 00:45 2023
[GEN] :Data Send from Gen : 12
[DRV] : DATA rcvd : 12
VCS Simulation Report
Time: 0
CPU Time: 0.130 seconds; Data structure size: 0.0Mb
Sun Sep 10 00:45:38 2023
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/8_MailBox$

```