

```
stone@ubuntu: ~/System_Verilog_Udemy/3_OOP/12_Cu...
1 class first;
2
3     int data = 34;
4     bit [7:0] temp = 8'h11;
5
6     function first copy(); // 객체 복사용 함수 《결과반환용》
7         copy = new(); //copy 객체생성
8         copy.data = data;
9         copy.temp = temp; //클래스 데이터멤버를 copy 객체에 할당
10    endfunction
11 endclass
12
13 module tb;
14
15     first f1;
16     first f2;
17
18     initial begin
19         f1 = new();
20         f2 = new();
21
22         f2 = f1.copy; //f1의 copy 객체를 f2에 할당
23         $display ("Data : %0d and TEMP :%0x",f2.data, f2.temp);
24     end
25
26
27
28
29 /*
30     initial begin
31         f1 = new();
32
33         f1.data = 45;
```

```
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o ../simv.daidir/_csrc0.so obj/amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=../ -Wl,-rpath=$ORIGIN/simv.daidir/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath=$ORIGIN/simv.daidir/scsim.db.dir -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic -Wl,-rpath=/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -L/usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib -l_28093_archive_1.so -l_prev_archive_1.so -l_csrc0.so -lSIM_1.o -l_csrc0.so -lmapats_mop.o -lmapats.o -lrmars.o -lrmars_nd.o -lrmars_llvm_0_1.o -lrmars_llvm_0_0.o -lzerosoft_rt_stubs -lvirsim -lerrori
nf -lsnpsmalloc -lvfs -lvcsnew -lsimprofile -luclinate /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive -l_vcs_p
li_stub.o /usr/stone/software/vcs2018/vcs/0-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /usr/stone/software/verdi/verdi/Verdi_0-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthr
ead -ldl
../simv up to date
CPU time: .142 seconds to compile + .116 seconds to elab + .193 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/12_Custom_Method_Copy$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Aug 26 03:39 2023
Data : 34 and TEMP :11
VCS Simulation Report
Time: 0
CPU Time: 0.140 seconds; Data structure size: 0.0Mb
Sat Aug 26 03:39:52 2023
stone@ubuntu:~/System_Verilog_Udemy/3_OOP/12_Custom_Method_Copy$
```