```
No TimeScale specified
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -Bsymbolic -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o
rm -f _csrc0.so
if [ -x ../simv ; fi
g++ -o ../simv -no-pie -Wl,--no-as-needed -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/-Wl,-rpath-simv.daidir/-Wl,-rpath-simv.daidir/-Wl,-rpath-somv.daidir/-Wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-wl,-rpath-somv.daidir/-scsim.daidir/scsim.daidir/scsim.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-ycspt.daidir/-
         stone@ubuntu: ~/System...
                                      event event_a;
                                   // Thread1: Triggers the event using "->" operator initial begin [#20 -> event_a] $display ("[%0t] Thread1: triggered event_a", $time); end
                                   // Thread2: Waits for the event using "@" operator
// waiting should start before event trigger happen
                                   initial begin satisfy should be the control of the rigger mappen state of t
                                     // Thread3: Waits for the event using ".triggered" initial \ensuremath{\mathsf{begin}}
                                              nitial begin
$display ("[%0t] Thread3: waiting for trigger ", $time);
wait(event_a.triggered);
$display ("[%0t] Thread3: received event_a trigger", $time);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      I/VLS/LINUX64/pll.a - idl - ic - lm - ipthread - idl
./simv up to date
CPU time: .143 seconds to compile + .119 seconds to elab + .197 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
stone@ubuntu:-/System_Verilog_Udemy/4_IPC/2_0_vs_wait$ ./simv
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version 0-2018.09-SP2_Full64; Runtime version 0-2018.09-SP2_Full64; Sep 6 02:58 20
23
                       endmodule
                   // 최초 실행부터 @연산자 실행, 20ns 이후 에 트리거가 실행후 @연산자는 감지가능
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  23
[0] Thread2: waiting for trigger
[0] Thread3: waiting for trigger
[20] Thread3: received event a
[20] Thread2: received event_a trigger
[20] Thread3: received event_a trigger
[20] Thread3: received event_a trigger
V C S S im u l a ti o n R e p o r t
Time: 20
CPU Time: 0.140 seconds; Data structure size:
Wed Sep 6 02:58:19 2023
stone@ubuntu:~/System_Verilog_Udemy/4_IPC/2_@_vs_wait$ []
                 module tb:
                         // Thread1: Triggers the event using "->" operator
initial begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Data structure size: 0.0Mb
38  #20 ->event_a;
@_vs_wait.sv" 59L, 1917C written
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        27.0-1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               8%
```