



SLAS594-JULY 2008 www.ti.com

12-BIT, 3-MSPS, MICROPOWER, MINIATURE SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- 3-MHz Sample Rate Serial Device
- 12-Bit Resolution
- **Zero Latency**
- 48-MHz Serial Interface
- Supply Range: 2.7 V to 5.5 V
- Low Power Dissipation:
 - 6.45 mW at 3-V V_{DD}, 2 MSPS
 - 13.5 mw at 5-V V_{DD}, 3 MSPS
- ±0.6 LSB INL, ±0.5 LSB DNL
- 72 dB SINAD, -84 dB THD
- Unipolar Input Range: 0 V to V_{DD}
- Power-Down Current: 1 µA
- Wide Input Bandwidth: 30 MHz at 3 dB
- 6-Pin SOT23 Package

APPLICATIONS

- **Base Band Converters in Radio** Communication
- Motor Current/Bus Voltage Sensors in Digital **Drives**
- Optical Networking (DWDM, MEMS Based Switching)
- Optical Sensors
- **Battery Powered Systems**
- **Medical Instrumentations**
- **High-Speed Data Acquisition Systems**
- **High-Speed Closed-Loop Systems**

DESCRIPTION

The ADS7883 is a 12-bit, 3-MSPS analog-to-digital converter (ADC). The device includes a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in the device is controlled by the $\overline{\text{CS}}$ and SCLK signals for glueless connections with microprocessors and DSPs. The input signal is sampled with the falling edge of CS, and SCLK is used for conversion and serial data output.

The device operates from a wide supply range from 2.7 V to 5.5 V. The low power consumption of the device makes it suitable for battery-powered applications. The device also includes a power saving power-down feature for when the device is operated at lower conversion speeds.

The high level of the digital input to the device is not limited to device V_{DD}. Therefore the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are received from another circuit with different supply levels. This also reduces restrictions on power-up sequencing.

The ADS7883 is available in a 6-pin SOT23 package and is specified for operation from -40°C to 125°C.

MicroPower Miniature SAR Converter Family

BIT	< 300 KSPS	300 KSPS - 1.25 MSPS	3 MSPS		
10 Dit	t ADS7866 (1.2 V _{DD} to 3.6 V _{DD}) ADS7886 (2.35 V	ADC7006 (2.25 V +o.5.25 V)	4 DC7000	3 MSPS for 4.5 V_{DD} to 5.5 V_{DD}	
12-Bit		ADS7886 (2.35 V _{DD} to 5.25 V _{DD})	ADS7883	2 MSPS for 2.7 V_{DD} to 4.5 V_{DD}	
10-Bit	ADS7867 (1.2 V _{DD} to 3.6 V _{DD})	ADS7887 (2.35 V _{DD} to 5.25 V _{DD})	ADS7884 (2.7 V _{DD} to 5.5 V _{DD})		
8-Bit	ADS7868 (1.2 V _{DD} to 3.6 V _{DD})	ADS7888 (2.35 V _{DD} to 5.25 V _{DD})	ADS7885 (2.7 V _{DD} to 5.5 V _{DD})	




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLAS594-JULY 2008 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



PACKAGE/ORDERING INFORMATION(1)

DEVICE	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNAT OR	TEMPERATURE RANGE	PACKAGE MARKING	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY
ADS7883SB	±1	±1	12				7883	ADS7883SBDBVT	Small Tape and Reel 250
AD376633B	±I	Ξ1	12	6-Pin	DBV	–40°C to 125°C	7883	ADS7883SBDBVR	Large Tape and Reel 3000
AD070020	.2	.2	44	SOT23	DBV	-40 C to 125 C	7883	ADS7883SDBVT	Small Tape and Reel 250
ADS7883S	±2	±2	11				7883	ADS7883SDBVR	Large Tape and Reel 3000

⁽¹⁾ For most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

		UNIT
+IN to AGND		-0.3 V to +V _{DD} +0.3 V
+V _{DD} to AGND		–0.3 V to 7.0 V
Digital input voltage to GND		−0.3 V to (7.0 V)
Digital output to GND		-0.3 V to (+V _{DD} + 0.3 V)
Operating temperature range		-40°C to 125°C
Storage temperature range		−65°C to 150°C
Junction temperature (T _J Max)		150°C
Power dissipation, SOT23 packa	ge	$(T_J Max-T_A)/\theta_{JA}$
Thermal impedance, θ_{JA}	SOT23	295.2°C/W
Load tomporature coldering	Vapor phase (60 sec)	215°C
Lead temperature, soldering	Infrared (15 sec)	220°C

⁽¹⁾ Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

Submit Documentation Feedback

ELECTRICAL SPECIFICATIONS

 V_{DD} = 2.7 V to 5.5 V, T_A = -40°C to 125°C, f_{sample} = 2 MSPS for V_{DD} = 2.7 V to 4.5 V, f_{sample} = 3 MSPS for V_{DD} = 4.5 V to 5.5 V

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT						_	
	Full-scale input voltage s	pan ⁽¹⁾		0		V_{DD}	V	
	Absolute input voltage ra	nge	+IN	-0.2		V _{DD} +0.2	V	
CI	Input capacitance (2)				27		pF	
I _{IIkg}	Input leakage current		T _A = 125°C		40		nA	
SYSTEM	M PERFORMANCE							
	Resolution				12		Bits	
	Nie odastania da	ADS7883SB		12			D:1-	
	No missing codes	ADS7883S		11			Bits	
		ADS7883SB		-1	±0.6	1	(3)	
INL	Integral nonlinearity	ADS7883S		-2	±0.75	2	LSB ⁽³⁾	
		ADS7883SB		-1	±0.5	1		
DNL	Differential nonlinearity	ADS7883S		-2	±0.75	2	LSB	
Eo	Offset error ⁽⁴⁾⁽⁵⁾⁽⁶⁾			-3	±0.2	3		
E _G	Gain error ⁽⁵⁾			-3.5	±0.3	3.5	LSB	
	ING DYNAMICS							
0, 1,,,,	Conversion time Acquisition time		32-MHz SCLK, V _{DD} = 3 V	398	422		T	
			nversion time 48-MHz SCLK, V _{DD} = 5 V		281		ns	
			32-MHz SCLK, V _{DD} = 3 V	265 78	201			
			48-MHz SCLK, V _{DD} = 5 V	52			ns	
			32-MHz SCLK, V _{DD} = 2.7 V to 4.5 V	32		2		
	Maximum throughput rate	e	48-MHz SCLK, V _{DD} = 4.5 V to 5.5 V			MHz		
	Anartura dalay		48-IVINZ SCLN, V _{DD} = 4:3 V to 5:5 V		10	3		
DVNIAM	Aperture delay				10		ns	
	IC CHARACTERISTICS	(7)	(400 111-		0.4		-ID	
THD	Total harmonic distortion	(*)	f _I = 100 kHz	00	-84		dB	
SINAD	Signal-to-noise and disto	rtion	f _I = 100 kHz, ADS7883SB	69	72		dB	
			f _I = 100 kHz, ADS7883S	68	70			
SFDR	Spurious free dynamic ra	nge	f _I = 100 kHz		86		dB	
	Full power bandwidth		At –3 dB	30			MHz	
	L INPUT/OUTPUT			_				
Logic fa	mily — CMOS							
V_{IH}	High-level input voltage		$V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	1.5		5.5	V	
• 111	- ingir ioro: input rollago		$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	2.2		5.5		
V_{IL}	Low-level input voltage	V _{DD} = 2.7 V to 3.6 V		0.4	V			
	Low-level input voltage		$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$			0.8	v	
V_{OH}	High-level output voltage		At $I_{\text{source}} = 200 \mu\text{A}$	V _{DD} -0.2			V	
V _{OL}	Low-level output voltage		At $I_{sink} = 200 \mu\text{A}$					
POWER	SUPPLY REQUIREMENT	S						
+V _{DD}	Supply voltage			2.7	3.3	5.5	V	

- (1) Ideal input span; does not include gain or offset error
- Refer to Figure 24 for details on sampling circuit
- LSB means least significant bit
- Measured relative to an ideal full-scale input (4)
- Offset error and gain error ensured by characterization
- First transition of 000H to 001H at (V_{ref}/2¹⁰)
 Calculated on the first nine harmonics of the input frequency



ELECTRICAL SPECIFICATIONS (continued)

 V_{DD} = 2.7 V to 5.5 V, T_{A} = -40°C to 125°C, f_{sample} = 2 MSPS for V_{DD} = 2.7 V to 4.5 V, f_{sample} = 3 MSPS for V_{DD} = 4.5 V to 5.5 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	At V _{DD} = 3 V, 2-MSPS throughput	2.15	3	
Supply current (normal mode)	At V _{DD} = 3 V, Static state	1.8		mA
Supply current (normal mode)	At $V_{DD} = 5 \text{ V}$, 3-MSPS throughput	2.7	4	IIIA
	At V _{DD} = 5 V, Static state	2		
Dower down state ownship overest	SCLK off		1	
Power-down state supply current	SCLK on (48 MHz)	90	250	μA
Down discination	V _{DD} = 5 V, 3 MSPS	13.5	20	2014/
Power dissipation	V _{DD} = 3 V, 2 MSPS	6.45		mW
Devian discination in static state	V _{DD} = 5 V	10	12.5	
Power dissipation in static state	$V_{DD} = 3 \text{ V}$	5.4		mW
Power-down time			0.1	μs
Power-up time			0.8	μs
TEMPERATURE RANGE				
Specified performance		-40	125	°C

TIMING REQUIREMENTS (see Figure 21)

All specifications typical at $T_A = -40$ °C to 125°C, $V_{DD} = 2.7$ V to 5.5 V, unless otherwise specified.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT	
	Conversion time	V _{DD} = 3 V			13.5 × t _{SCLK}		
t _{conv}	Conversion time	V _{DD} = 5 V			13.5 × t _{SCLK}	ns	
	A quicition time	$V_{DD} = 3 V$	78				
t _{acq}	Aquisition time	V _{DD} = 5 V	52			ns	
	Minimum quiet time needed from bus 3-state to start	V _{DD} = 3 V	10			20	
t _q	of next conversion	V _{DD} = 5 V	10			ns	
	Delay time, CS low to first data (0) out	V _{DD} = 3 V		9	15	no	
t _{d1}	Delay time, CS low to first data (0) out	V _{DD} = 5 V		8	11	ns	
	Setup time CS love to SCL K love	$V_{DD} = 3 V$	7			20	
t _{su1}	Setup time, CS low to SCLK low	V _{DD} = 5 V	5			ns	
	Delay time, SCLK falling to SDO	V _{DD} = 3 V		11	20	no	
t _{d2}	belay time, SCLN familing to SDO	$V_{DD} = 5 V$		9	12	ns	
	Hold time, SCLK folling to data valid(2)	$V_{DD} < 3 V$ 5.5				no	
t _{h1}	Hold time, SCLK falling to data valid (2) $V_{DD} > 5 \text{ V}$		4			ns	
	Delay time, 16th SCLK falling edge to SDO 3-state	$V_{DD} = 3 V$		9	15	200	
t _{d3}	belay time, Total SCLK failing edge to SDO 3-state	$V_{DD} = 5 V$		8	11	ns	
+	Pulse duration, $\overline{\text{CS}}$	$V_{DD} = 3 V$	10			200	
t _{w1}	ruise duration, CS	$V_{DD} = 5 V$	10			ns	
	Delay time, CS high to SDO 3-state,	$V_{DD} = 3 V$		9	15	20	
t _{d4}	belay time, CS high to SDO 3-state,	V _{DD} = 5 V		8	11	ns	
	Dulas duration CCLV high	V _{DD} = 3 V	0.45 × t _{SCLK}	0.45 × t _{SCLK}			
t _{wH}	Pulse duration, SCLK high	V _{DD} = 5 V	0.45 × t _{SCLK}	ns			
	Pulse duration, SCLK low	V _{DD} = 3 V	0.45 × t _{SCLK}		no		
t_{wL}	Fuise duration, SCLN IOW	V _{DD} = 5 V	0.45 × t _{SCLK}			ns	

^{(1) 3-}V Specifications apply from 2.7 V to 3.6 V, and 5-V specifications apply from 4.5 V to 5.5 V.

4

⁽²⁾ With 10-pf load.


TIMING REQUIREMENTS (see Figure 21) (continued)

All specifications typical at $T_A = -40$ °C to 125°C, $V_{DD} = 2.7$ V to 5.5 V, unless otherwise specified.

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
	Fraguency SCLV	$V_{DD} = 2.7 \text{ V to } 4.5 \text{ V}$			32	MHz
	Frequency, SCLK	V _{DD} = 4.5 V to 5.5 V			48	IVITZ
	Delay time, second falling edge of clock and $\overline{\text{CS}}$ to	$V_{DD} = 3 V$	-2		4	
t _{d5}	enter in powerdown (use min spec not to accidently enter in powerdown) see Figure 22	V _{DD} = 5 V	-2		3	ns
	Delay time, CS and 10th falling edge of clock to enter	V _{DD} = 3 V	-2		4	
t _{d6}	in powerdown (use max spec not to accidently enter in powerdown) see Figure 22	V _{DD} = 5 V	-2		3	ns

DEVICE INFORMATION

SOT23 PACKAGE (TOP VIEW)



TERMINAL FUNCTIONS


TERMINAL		1/0	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
V_{DD}	1	_	Power supply input, also acts like a reference voltage to ADC.					
GND	2	_	Ground for power supply, all analog and digital signals are referred with respect to this pin.					
VIN	3	I	Analog signal input					
SCLK	4	I	Serial clock					
SDO	5	0	Serial data out					
CS	6	I	Chip select signal, active low					


Copyright © 2008, Texas Instruments Incorporated


SLAS594-JULY 2008 www.ti.com


TYPICAL CHARACTERISTICS



























Figure 9.





TYPICAL CHARACTERISTICS (continued)






TYPICAL CHARACTERISTICS (continued)







NORMAL OPERATION

The cycle begins with the falling edge of \overline{CS} . This point is indicated as **a** in Figure 21. With the falling edge of \overline{CS} , the input signal is sampled and the conversion process is initiated. The device outputs data while the conversion is in progress. The data word contains two leading zeros, followed by 12-bit data in MSB first format and padded by two lagging zeros.

The falling edge of \overline{CS} clocks out the first zero, and a second zero is clocked out on the first falling edge of the clock. Data is in MSB first format with the MSB being clocked out on the 2nd falling edge. Data is padded with two lagging zeros as shown in Figure 21. The conversion ends on the first rising edge of SCLK after the 13th falling edge. At this point the device enters the acquisition phase. This point is indicated by **b** in Figure 21.

Figure 21 shows the device data is read in a sixteen clock frame. However, \overline{CS} can be asserted (pulled high) any time after point **b**. SDO goes to 3-state with the \overline{CS} high level. The next conversion should not be started (by pulling \overline{CS} low) until the end of the quiet sampling time (t_q) after SDO goes to 3-state or until the minimum acquisition time (t_{acq}) has elapsed. To continue normal operation, it is necessary that \overline{CS} is not pulled high until point **b**. Without this, the device does not enter the acquisition phase and no valid data is available in the next cycle. (Also refer to the Power-Down Mode section for more details.) \overline{CS} going high any time during the conversion aborts the ongoing conversion and SDO goes to 3-state.

The high level of the digital input to the device is not limited to device V_{DD} . This means the digital input can go as high as 5.5 V when the device supply is 2.7 V. This feature is useful when digital signals are received from another circuit with different supply levels. Also, this relaxes the restriction on power-up sequencing. However, the digital output levels (V_{OH} and V_{OL}) are governed by V_{DD} as listed in the Electrical Specifications table.




Figure 21. Interface Timing Diagram

POWER-DOWN MODE

The device enters power-down mode if $\overline{\text{CS}}$ goes high anytime after the 2nd SCLK falling edge to before the 10th SCLK falling edge. An ongoing conversion stops and SDO goes to 3-state under this power-down condition as shown in Figure 22.




Figure 22. Entering Power-Down Mode

SLAS594-JULY 2008 www.ti.com

TEXAS INSTRUMENTS

A dummy cycle with $\overline{\text{CS}}$ low for more than 10 SCLK falling edges brings the device out of power-down mode. For the device to reach the fully powered up condition requires 0.8 μ s. $\overline{\text{CS}}$ can be pulled high any time after the 10th falling edge as shown in Figure 23. Note that the power-up time of 0.8 μ s is more than a single conversion cycle at 3-MSPS speed. This means the device requires three dummy conversion frames at 3-MSPS speed or one elongated dummy conversion frame. The data during the dummy conversion frames is invalid.




Figure 23. Exiting Power-Down Mode

APPLICATION INFORMATION




Figure 24. Typical Equivalent Sampling Circuit

Driving the VIN and V_{DD} Pins

The VIN input to the ADS7883 should be driven with a low impedance source. In most cases additional buffers are not required. In cases where the source impedance exceeds 200 Ω , using a buffer would help achieve the rated performance of the converter. The THS4031 is a good choice for the driver amplifier buffer.

The reference voltage for the ADS7883 A/D converter is derived from the supply voltage internally. The device offers limited low-pass filtering functionality on-chip. The supply to these converters should be driven with a low impedance source and should be decoupled to the ground. A 1-µF storage capacitor and a 10-nF decoupling capacitor should be placed close to the device. Wide, low impedance traces should be used to connect the capacitor to the pins of the device. The ADS7883 draws very little current from the supply lines. The supply line can be driven by either:

- Directly from the system supply.
- A reference output from a low drift and low drop out reference voltage generator like the REF5030 or REF5050. The ADS7883 can operate with a wide range of supply voltages. The actual choice of the reference voltage generator depends upon the system. Figure 26 shows one possible application circuit.
- A low-pass filtered version of the system supply followed by a buffer like the zero-drift OPA735 can also be
 used in cases where the system power supply is noisy. Care should be taken to ensure that the voltage at the
 V_{DD} input does not exceed 7 V (especially during power up) to avoid damage to the converter. This can be
 done easily using single supply CMOS amplifiers like the OPA735. Figure 27 shows one possible application
 circuit.




Figure 25. Supply/Reference Decoupling Capacitors




Figure 26. Using the REF5030/REF5050 Reference

SLAS594–JULY 2008 www.ti.com






Figure 27. Buffering with the OPA735





24-.lan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
ADS7883SBDBVR	ACTIVE	SOT-23	DBV	6	3000	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SBDBVT	ACTIVE	SOT-23	DBV	6	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SDBVR	ACTIVE	SOT-23	DBV	6	3000	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7883	Samples
ADS7883SDBVT	ACTIVE	SOT-23	DBV	6	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7883	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jan-2013

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7883SBDBVR	SOT-23	DBV	6	3000	177.8	9.7	3.2	3.1	1.39	4.0	8.0	Q3
ADS7883SBDBVT	SOT-23	DBV	6	250	177.8	9.7	3.2	3.1	1.39	4.0	8.0	Q3
ADS7883SDBVR	SOT-23	DBV	6	3000	177.8	9.7	3.2	3.1	1.39	4.0	8.0	Q3
ADS7883SDBVT	SOT-23	DBV	6	250	177.8	9.7	3.2	3.1	1.39	4.0	8.0	Q3

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7883SBDBVR	SOT-23	DBV	6	3000	184.0	184.0	50.0
ADS7883SBDBVT	SOT-23	DBV	6	250	184.0	184.0	50.0
ADS7883SDBVR	SOT-23	DBV	6	3000	184.0	184.0	50.0
ADS7883SDBVT	SOT-23	DBV	6	250	184.0	184.0	50.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>