
I2C Lab

Parts 0 and 1 of this lab were primarily focused on reading the given source code and data sheet. We needed to enable the debugging printfs feature in the i2c.c file to see output in a telemetry window. In part 2 we were tasked with creating a state machine for the way that slave devices should respond to a master's actions. In this portion, the most difficult step was logically working our way through how a slave device should respond in any situation. Below is an image of our state machine and the debugging printfs.



The debugging printfs go on for quite a while, but once we reach addresses 0x38 and 0x39, the statements change because these are the addresses of actual sensors being interfaced to the board.

In part 3a, we needed to configure our slave board to respond to a particular I2C bus address. To do this, we followed the example given for the initialization of the master, but we altered it slightly to account for the uniqueness of a slave device. The most difficulty came from the actual detection of the slave device. Initially, in order to detect addresses a for loop was used and debug printfs were analyzed.


Once this was done, we had to implement two callback functions for the slave. These two functions related to whether the slave was in transmitter mode or receiver mode. We also had to take the logical state machine from part 2 and transfer it to code. There were quite a lot of examples given in the i2c.c file to follow, so this was a general mapping of the state machine to code. The following are different scenarios we had tested/played around with.

```
entry point(): Entering main()
Starting RTOS
I2c 1 Slave init
I2C:Starting transfer with device address: 0x70
I2C: i2c2 HW State: 0x08
I2C: i2c2 HW State: 0x18
I2C: i2c1 HW State: 0x60
I2C: i2c2 HW State: 0x28
I2C: i2c1 HW State: 0x80
I2C: i2c2 HW State: 0x28
I2C: i2c1 HW State: 0x80
I2C: i2c1 HW State: 0x80 Data: 0x77 at:0x0
I2C: i2c1 HW State: 0xA0
I2C: Finished with state: 0x00
I2C:Starting transfer with device address: 0x71
I2C: i2c2 HW State: 0x08
I2C: i2c2 HW State: 0x18
I2C: i2c1 HW State: 0x60
I2C: i2c2 HW State: 0x28
I2C: i2c1 HW State: 0x80
I2C: i2c1 HW State: 0xA0
I2C: i2c2 HW State: 0x10
I2C: i2c2 HW State: 0x40
I2C: i2c1 HW State: 0xA8
I2C: i2c1 HW State: 0xC0
I2C: i2c2 HW State: 0x58
I2C: Finished with state: 0x00
Read: 0x77 from 0x70
Checking address: 0x70
I2C:Starting transfer with device address: 0x70
I2C: i2c2 HW State: 0x08
I2C: i2c2 HW State: 0x18
I2C: i2c1 HW State: 0x60
I2C: i2c1 HW State: 0xA0
I2C: Finished with state: 0x00
I2C slave detected at address: 0x70
Main done
List of commands (use help <name> to get full help if you see ...):
             crash : Deliberately crashes the system to demonstrate how ...
               i2c : i2c read 0xDD 0xRR <n>...
          tasklist : Outputs list of RTOS tasks, CPU and stack usage....
```

Once we were able to read and write via the i2c cli, we needed to try to capture and analyze the logic analyzer output. This was rather difficult, and has been difficult throughout the semester

because of the quality of the logic analyzer, but with enough time and trial and error we were able to see waveforms generated.

Read Logic Analyzer Output [SCL \rightarrow D0, SDA \rightarrow D1]



```
#include "i2c.h"

#include "FreeRTOS.h"
#include "semphr.h"
#include "semphr.h"
#include "common_macros.h"
#include "lpc40xx.h"

#include "lpcperipherals.h"

/// Set to non-zero to enable debugging, and then you can use I2C_DEBUG_PRINTF()
#define I2C_ENABLE_DEBUGGING 0

#if I2C_ENABLE_DEBUGGING
#include <stdio.h>
#define I2C_DEBUG_PRINTF(f_, ...)

do {
    fprintf(stderr, "I2C:");
    fprintf(stderr, "N");
}
```

```
#define I2C__DEBUG_PRINTF(f_, ...) /* NOOP */
#endif
 Data structure for each I2C peripheral
typedef struct {
LPC_I2C_TypeDef *const registers; ///< LPC memory mapped registers for the I2C bus
const char *rtos_isr_trace_name;
SemaphoreHandle_t transfer_complete_signal;
// Mutex to ensure only one transaction is performed at a time
SemaphoreHandle t mutex;
// These are the parameters we save before a transaction is started
uint8 t error code:
uint8 t slave address;
uint8_t starting_slave_memory_address;
uint8 t *input byte pointer;
const uint8 t *output byte pointer; ///< Used for writing data to the I2C slave device</pre>
size_t number_of_bytes_to_transfer;
volatile size t slave mem loc;
volatile uint8 t slave memory[256];
} i2c s;
/// Instances of structs for each I2C peripheral
static i2c s i2c structs[] = {
  {LPC_I2C0, "i2c0"},
{LPC_I2C1, "i2c1"},
   {LPC_I2C2, "i2c2"},
static bool i2c__transfer(i2c_s *i2c, uint8_t slave_address, uint8_t
starting_slave_memory_address,
                         uint8 t *input byte pointer, const uint8 t *output byte pointer,
                         uint32 t number of bytes to transfer);
static bool i2c transfer unprotected(i2c s *i2c, uint8 t slave address, uint8 t
starting_slave_memory_address,
                                     uint8 t *input byte pointer, const uint8 t
*output_byte_pointer,
                                     uint32_t number_of_bytes_to_transfer);
static void i2c__kick_off_transfer(i2c_s *i2c, uint8_t slave_address, uint8_t
starting_slave_memory_address,
                                  uint8_t *input_byte_pointer, const uint8_t
*output_byte_pointer,
                                  uint32_t number_of_bytes_to_transfer);
static bool i2c__handle_state_machine(i2c_s *i2c);
static bool i2c set stop(LPC I2C TypeDef *i2c);
static void i2c handle interrupt(i2c s *i2c);
 Instead of using a dedicated variable for read vs. write, we just use the LSB of
```

```
tatic void i2c__flag_read_mode(uint8_t *slave_address) {    *slave_address |= 0x01; }
static void i2c__flag_write_mode(uint8_t *slave_address) { *slave_address &= ~0x01; }
static uint8_t i2c__read_address(uint8_t slave_address) { return (slave_address | 0x01); }
static uint8_t i2c__write_address(uint8_t slave_address) {    return (slave_address & 0xFE); }
static bool i2c__is_read_address(uint8_t slave_address) { return 0 != (slave_address &
0x01); }
 0x40 ENABLE
static void i2c__clear_si_flag_for_hw_to_take_next_action(LPC_I2C_TypeDef *i2c) {
i2c - > CONCLR = 0 \times 08; }
static void i2c__set_start_flag(LPC_I2C_TypeDef *i2c) { i2c->CONSET = 0x20; }
static void i2c__clear_start_flag(LPC_I2C_TypeDef *i2c) { i2c->CONCLR = 0x20; }
static void i2c set_ack_flag(LPC_I2C_TypeDef *i2c) { i2c->CONSET = 0x04; }
static void i2c_set_nack_flag(LPC_I2C_TypeDef *i2c) { i2c->CONCLR = 0x04; }
static void i2c0_isr(void) { i2c__handle_interrupt(&i2c_structs[I2C__0]); }
static void i2c1_isr(void) { i2c_handle_interrupt(&i2c_structs[I2C_1]);
static void i2c2_isr(void) { i2c_handle_interrupt(&i2c_structs[I2C_2]); }
                      PUBLIC FUNCTIONS
void i2c__initialize(i2c_e i2c_number, uint32_t desired_i2c_bus_speed_in_hz, uint32_t
peripheral_clock_hz) {
const function_void_f isrs[] = {i2c0_isr, i2c1_isr, i2c2_isr};
const lpc_peripheral_e peripheral_ids[] = {LPC_PERIPHERAL__I2C0, LPC_PERIPHERAL__I2C1,
LPC_PERIPHERAL___I2C2};
// Make sure our i2c structs size matches our map of ISRs and I2C peripheral IDs
COMPILE TIME ASSERT(ARRAY SIZE(i2c structs) == ARRAY SIZE(isrs));
COMPILE TIME ASSERT(ARRAY SIZE(i2c structs) == ARRAY SIZE(peripheral ids));
i2c s *i2c = &i2c structs[i2c number];
LPC I2C TypeDef *lpc i2c = i2c->registers;
const lpc peripheral e peripheral id = peripheral ids[i2c number];
i2c->transfer_complete_signal = xSemaphoreCreateBinary();
i2c->mutex = xSemaphoreCreateMutex();
vTraceSetMutexName(i2c->mutex, "i2c mutex");
// Optional: Provide names of the FreeRTOS objects for the Trace Facility
// vTraceSetMutexName(mI2CMutex, "I2C Mutex");
// vTraceSetSemaphoreName(mTransferCompleteSignal, "I2C Finish Sem");
lpc peripheral turn on power to(peripheral id);
lpc i2c->CONCLR = 0x6C; // Clear ALL I2C Flags
```

```
Per I2C high speed mode:
 * So to be able to optimize speed, we use different duty cycle for high/low
 * Compute the I2C clock dividers.
 * The LOW period can be longer than the HIGH period because the rise time
 * of SDA/SCL is an RC curve, whereas the fall time is a sharper curve.
const uint32_t percent_high = 40;
const uint32_t percent_low = (100 - percent_high);
const uint32_t max_speed_hz = UINT32_C(1) * 1000 * 1000;
const uint32_t ideal_speed_hz = UINT32_C(100) * 1000;
const uint32_t freq_hz = (desired_i2c_bus_speed_in_hz > max_speed_hz) ? ideal_speed_hz :
desired_i2c_bus_speed_in_hz;
const uint32_t half_clock_divider = (peripheral_clock_hz / freq_hz) / 2;
// Each clock phase contributes to 50%
lpc_i2c->SCLH = ((half_clock_divider * percent_high) / 100) / 2;
lpc_i2c->SCLL = ((half_clock_divider * percent_low) / 100) / 2;
// Set I2C slave address to zeroes and enable I2C
lpc_i2c->ADR0 = lpc_i2c->ADR1 = lpc_i2c->ADR2 = lpc_i2c->ADR3 = 0;
lpc i2c -> CONSET = 0x40;
lpc peripheral enable interrupt(peripheral id, isrs[i2c number],
i2c_structs[i2c_number].rtos_isr_trace_name);
void i2c__initialize_slave(i2c_e i2c_number) {
const function void f isrs[] = {i2c0 isr, i2c1 isr, i2c2 isr};
const lpc_peripheral_e peripheral_ids[] = {LPC_PERIPHERAL__I2C0, LPC_PERIPHERAL__I2C1,
LPC_PERIPHERAL__I2C2};
i2c s *i2c = &i2c structs[i2c number];
LPC_I2C_TypeDef *lpc_i2c = i2c->registers;
const lpc_peripheral_e peripheral_id = peripheral_ids[i2c_number];
lpc peripheral turn on power to(peripheral id);
lpc i2c->CONCLR = 0x6C; // Clear ALL I2C Flags
lpc i2c \rightarrow ADR0 = 0x70; // Edits
lpc_i2c->CONSET = 0x44; // Edits
lpc_peripheral__enable_interrupt(peripheral_id, isrs[i2c_number],
i2c_structs[i2c_number].rtos_isr_trace_name);
bool i2c detect(i2c e i2c number, uint8 t slave address) {
// The I2C State machine will not continue after 1st state when length is set to 0
const size t zero bytes = 0;
const uint8 t dummy register = 0;
uint8 t unused = 0;
 return i2c__write_slave_data(i2c_number, slave_address, dummy_register, &unused,
```

```
zero_bytes);
uint8 t i2c read single(i2c e i2c number, uint8 t slave address, uint8 t
slave memory address) {
uint8 t byte = 0;
i2c read slave data(i2c number, slave address, slave memory address, &byte, 1);
return byte:
bool i2c read slave data(i2c e i2c number, uint8 t slave address, uint8 t
starting_slave_memory_address,
                         uint8_t *bytes_to_read, uint32_t number_of_bytes_to_transfer) {
const uint8_t *no_output_byte_pointer = NULL;
i2c__flag_read_mode(&slave_address);
return i2c __transfer(&i2c_structs[i2c_number], slave_address,
starting_slave_memory_address, bytes_to_read,
                     no output byte pointer, number of bytes to transfer);
bool i2c write single(i2c e i2c number, uint8 t slave address, uint8 t
slave_memory_address, uint8_t value) {
return i2c_write_slave_data(i2c_number, slave_address, slave_memory_address, &value, 1);
bool i2c  write slave data(i2c e i2c number, uint8 t slave address, uint8 t
starting_slave_memory_address,
                          const uint8 t *bytes to write, uint32 t
number of bytes to transfer) {
uint8 t *no input byte pointer = NULL;
i2c flag write mode(&slave address);
return i2c __transfer(&i2c_structs[i2c_number], slave_address,
starting_slave_memory_address, no_input_byte_pointer,
                     bytes to write, number of bytes to transfer);
static bool i2c  transfer(i2c s *i2c, uint8 t slave address, uint8 t
starting slave memory address,
                         uint8 t *input byte pointer, const uint8 t *output byte pointer,
                         uint32_t number_of_bytes_to_transfer) {
bool status = false;
if ((NULL != input_byte_pointer) ^ (NULL != output_byte_pointer)) {
  if (xSemaphoreTake(i2c->mutex, portMAX DELAY)) {
    status = i2c__transfer_unprotected(i2c, slave_address, starting_slave_memory_address,
input_byte_pointer,
                                        output byte pointer, number of bytes to transfer);
     xSemaphoreGive(i2c->mutex);
I2C__DEBUG_PRINTF(" Finished with state: 0x%02X", (int)i2c->error_code);
 return status;
```

```
static bool i2c__transfer_unprotected(i2c_s *i2c, uint8_t slave_address, uint8_t
starting_slave_memory_address,
                                     uint8 t *input byte pointer, const uint8 t
*output_byte_pointer,
                                     uint32_t number_of_bytes_to_transfer) {
bool status = false;
const uint32_t timeout_ms = 3000;
const bool rtos_is_running = (taskSCHEDULER_RUNNING == xTaskGetSchedulerState());
xSemaphoreTake(i2c->transfer_complete_signal, 0); // Clear potential stale transfer
i2c_kick_off_transfer(i2c, slave_address, starting_slave_memory_address,
input_byte_pointer, output_byte_pointer,
                        number_of_bytes_to_transfer);
if (rtos_is_running) {
  if (xSemaphoreTake(i2c->transfer complete signal, timeout ms)) {
    status = (0 == i2c->error_code);
transaction is done
  while (!xSemaphoreTake(i2c->transfer_complete signal, 0)) {
  status = (0 == i2c->error_code);
return status;
static void i2c__kick_off_transfer(i2c_s *i2c, uint8_t slave_address, uint8_t
starting_slave_memory_address,
                                  uint8 t *input byte pointer, const uint8 t
*output_byte_pointer,
                                  uint32_t number_of_bytes_to_transfer) {
i2c->error code = 0;
i2c->slave address = slave address;
i2c->starting_slave_memory_address = starting_slave_memory_address;
i2c->input_byte_pointer = input_byte_pointer;
i2c->output_byte_pointer = output_byte_pointer;
i2c->number_of_bytes_to_transfer = number_of_bytes_to_transfer;
I2C__DEBUG_PRINTF("Starting transfer with device address: 0x%02X",
(unsigned)slave address);
i2c__set_start_flag(i2c->registers);
static bool i2c handle state machine(i2c s *i2c) {
  // General states :
  I2C__STATE_BUS_ERROR = 0 \times 00,
  I2C_STATE_START = 0x08,
```

```
I2C_STATE_REPEAT_START = 0x10,
  I2C__STATE_ARBRITRATION_LOST = 0x38,
  I2C STATE MT SLAVE ADDR ACK = 0 \times 18,
  I2C STATE MT SLAVE ADDR NACK = 0 \times 20,
  I2C STATE MT SLAVE DATA ACK = 0 \times 28,
  I2C__STATE_MT_SLAVE_DATA_NACK = 0x30,
  I2C STATE MR SLAVE READ ACK = 0 \times 40,
  I2C__STATE_MR_SLAVE_READ_NACK = 0x48,
  I2C_STATE_MR_SLAVE_ACK_SENT = 0x50,
  I2C__STATE_MR_SLAVE_NACK_SENT = 0x58,
  I2C STATE ST ADDRW ACK = 0 \times 60,
  I2C STATE ST ADDRD ACK = 0 \times 80,
  I2C STATE ST ADDRD NACK = 0x88,
  I2C_STATE_ST_RSSTOP = 0 \times A0,
  I2C STATE SR ADDRR ACK = 0xA8,
  I2C__STATE_SR_TRANS_ACK = 0xB8,
  I2C STATE SR TRANS NACK = 0 \times C0,
  I2C__STATE_SR_LAST_ACK = 0xC8,
bool stop sent = false;
 * Write-mode state transition :
(stop)
 * Read-mode state transition :
I2C STATE REPEAT START -->
LPC_I2C_TypeDef *lpc_i2c = i2c->registers;
const char *i2cname = i2c->rtos_isr_trace_name;
const unsigned i2c state = lpc i2c->STAT;
I2C DEBUG PRINTF(" %s HW State: 0x%02X", i2cname, i2c state);
switch (i2c state) {
case I2C__STATE_START:
```

```
lpc i2c->DAT = i2c write address(i2c->slave address);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
case I2C STATE REPEAT START:
  lpc i2c->DAT = i2c__read_address(i2c->slave_address);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
case I2C STATE MT SLAVE ADDR ACK:
  i2c__clear_start_flag(lpc_i2c);
  if (0 == i2c->number of bytes to transfer) {
    stop_sent = i2c__set_stop(lpc_i2c);
    lpc i2c->DAT = i2c->starting slave memory address;
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
by sending STOP
case I2C STATE MT SLAVE DATA ACK:
   // We were flagged as a READ transaction, so send repeat start
  if (i2c is read address(i2c->slave address)) {
    i2c set start flag(lpc i2c);
    i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
    if (0 == i2c->number of bytes to transfer) {
      stop_sent = i2c__set_stop(lpc_i2c);
      lpc i2c->DAT = *(i2c->output byte pointer);
      ++(i2c->output_byte_pointer);
       --(i2c->number of bytes to transfer);
      i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
 /* In this state, we are about to initiate the transfer of data from slave to us
 * so we are just setting the ACK or NACK that we'll do AFTER the byte is received.
case I2C STATE MR SLAVE READ ACK:
 i2c__clear_start_flag(lpc_i2c);
  if (i2c->number_of_bytes_to_transfer > 1) {
    i2c__set_ack_flag(lpc_i2c);
    i2c__set_nack_flag(lpc_i2c);
  i2c clear si flag for hw to take next action(lpc i2c);
 case I2C__STATE_MR_SLAVE_ACK_SENT:
```

```
*(i2c->input_byte_pointer) = lpc_i2c->DAT;
  ++(i2c->input_byte_pointer);
  --(i2c->number_of_bytes_to_transfer);
  if (1 == i2c->number_of_bytes_to_transfer) { // Only 1 more byte remaining
    i2c set nack flag(lpc i2c);
I2C STATE MR SLAVE NACK SENT
    i2c__set_ack_flag(lpc_i2c); // ACK next byte --> Next state:
I2C STATE MR SLAVE ACK SENT(back to this state)
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
case I2C__STATE_MR_SLAVE_NACK_SENT: // Read last-byte from Slave
   *(i2c->input_byte_pointer) = lpc_i2c->DAT;
  i2c->number_of_bytes_to_transfer = 0;
  stop_sent = i2c__set_stop(lpc_i2c);
  break:
case I2C STATE ARBRITRATION LOST:
transaction.
  stop sent = true;
  i2c->error_code = lpc_i2c->STAT;
  break;
// Slave Transfer
case I2C STATE ST ADDRW ACK:
  i2c->slave_mem_loc = -1;
  i2c set ack flag(lpc i2c);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
case I2C__STATE_ST_ADDRD_ACK:
  if (i2c->slave_mem_loc == -1) {
    i2c->slave mem loc = lpc i2c->DAT;
    i2c__set_ack_flag(lpc_i2c);
  } else if (i2c->slave mem loc < 256) {
    i2c->slave memory[i2c->slave mem loc] = lpc i2c->DAT;
    ++(i2c->slave mem loc);
    i2c__set_ack_flag(lpc_i2c);
    i2c__set_nack_flag(lpc_i2c);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
case I2C STATE ST ADDRD NACK:
  i2c set start flag(lpc i2c);
  if (i2c->slave mem loc < 256) {</pre>
    i2c->slave memory[i2c->slave mem loc] = lpc i2c->DAT;
    ++(i2c->slave mem loc);
    i2c__set_ack_flag(lpc_i2c);
    i2c__set_nack_flag(lpc_i2c);
```

```
i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
case I2C STATE ST RSSTOP:
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
case I2C STATE SR ADDRR ACK:
  if (i2c->slave_mem_loc < 256) {</pre>
    lpc_i2c->DAT = i2c->slave_memory[i2c->slave_mem_loc];
    ++(i2c->slave_mem_loc);
    i2c__set_ack_flag(lpc_i2c);
    i2c__set_nack_flag(lpc_i2c);
  i2c clear si flag for hw to take next action(lpc i2c);
case I2C STATE SR TRANS ACK:
  if (i2c->slave mem loc < 256) {</pre>
    lpc_i2c->DAT = i2c->slave_memory[i2c->slave_mem_loc];
    ++(i2c->slave mem loc);
    i2c__set_ack_flag(lpc_i2c);
    i2c__set_nack_flag(lpc_i2c);
  i2c clear si flag for hw to take next action(lpc i2c);
  break;
case I2C STATE SR TRANS NACK:
case I2C STATE SR LAST ACK:
  i2c set_ack_flag(lpc_i2c);
       i2c set start flag(lpc i2c);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
case I2C STATE MT SLAVE ADDR NACK: // no break
case I2C__STATE_MT_SLAVE_DATA_NACK: // no break
case I2C__STATE_MR_SLAVE_READ_NACK: // no break
case I2C__STATE_BUS_ERROR:
 i2c->error_code = lpc_i2c->STAT;
  stop sent = i2c set stop(lpc i2c);
  i2c__clear_si_flag_for_hw_to_take_next_action(lpc_i2c);
  break;
return stop sent;
static bool i2c set stop(LPC I2C TypeDef *i2c) {
const uint32 t stop bit = (1 << 4);
i2c__clear_start_flag(i2c);
i2c->CONSET = stop_bit;
```

```
i2c__clear_si_flag_for_hw_to_take_next_action(i2c);

// while (i2c->CONSET & stop_bit) {}

return true;
}

static void i2c__handle_interrupt(i2c_s *i2c) {
  const bool stop_sent = i2c__handle_state_machine(i2c);

if (stop_sent) {
    long higher_priority_task_woke = 0;
    xSemaphoreGiveFromISR(i2c->transfer_complete_signal, &higher_priority_task_woke);
    portEND_SWITCHING_ISR(higher_priority_task_woke);
}
}
```

main.c

```
#if i2c
static volatile uint8_t slave_memory[256];
bool i2c_slave_callback_read_memory(uint8_t memory_index, uint8_t *memory) {
    // TODO: Read the data from slave_memory[memory_index] to *memory pointer
    // TODO: return true if all is well (memory index is within bounds)
    bool status = true;
    // LPC_I2C2->ADROO |= memory_index;
    *memory = slave_memory[memory_index];
    if (LPC_I2C2->STAT == 0x78 || LPC_I2C2->STAT == 0xB0) {
        status = false;
    }
    return status;
}

bool i2c_slave_callback_write_memory(uint8_t memory_index, uint8_t memory_value) {
    // TODO: Write the memory_value at slave_memory[memory_index]
    // TODO: return true if memory_index is within bounds
    bool status = true;
    slave_memory[memory_index] = memory_value;
    if (LPC_I2C2->STAT == 0x78 || LPC_I2C2->STAT == 0xB0) {
        status = false;
    }
    return status;
}

return status;
}

#endif
```

```
int main(void) { // main function for project
puts("Starting RTOS");
create_uart_task();
#if outOfTheBox
create_blinky_tasks();
#else
#define i2c1 1
#if i2c1
LPC IOCON->P0 0 &= ~0x41f;
LPC IOCON->P0_1 &= ~0x41f;
LPC_IOCON->P0_0 \mid= 0x3;
LPC_{10CON->P0_{0}} = (0x0 << 3); // i2c_{1}
LPC_IOCON->PO_0 |= (0x1 << 10); // i2c_1
LPC_IOCON->PO_1 = 0x3;
LPC_IOCON->P0_1 = (0x3 << 3); // i2c_1
LPC_IOCON->P0_1 = (0x1 << 10); // i2c_1
i2c__initialize_slave(I2C__1);
#else
LPC IOCON->P1 30 &= ~0x7; // i2c 1
LPC IOCON->P1 31 &= ~0x7; // i2c 1
LPC_IOCON->P1_30 |= 0x4; // i2c_1
LPC_IOCON->P1_31 |= 0x4; // i2c_1
i2c__initialize_slave(I2C__0);
#endif
i2c_write_single(I2C_2, 0x70, 0, 0x77);
uint8_t read = i2c__read_single(I2C__2, 0x70, 0);
printf("Read: 0x%02X from 0x70\n", read);
printf("Checking address: 0x%02X\n", 112);
if (i2c__detect(I2C__2, 112)) {
  printf("I2C slave detected at address: 0x%02X\n", 112);
puts("Main done");
vTaskStartScheduler(); // This function never returns unless RTOS scheduler runs out of
memory and fails
```