FPGA Workshop

Jack Leightcap;
{nuieeeofficers,wirelessclub}@gmail.com

Spring 2021 - November 15, 2021

Background: Workshop Structure

- what is an FPGA
- how to make them do things
- do some things with FPGA


general notes:

- ask questions at any time!
- reach out with any lingering questions


Background: FPGA History




Figure 1: MOS Technology 6502 Microprocessor Transistor Design



ROM Select Logic (\$E000-\$FFFF)



RAM Select Logic (\$0000-\$CFFF)



I/O Select Logic
 (\$D000-\$D7FF)

Background: FPGA History



Figure 2: PLD (Programmable Logic Device)

Background: Modern FPGA




Figure 3: iCEBreaker

Background: Modern FPGA

QUESITON

why use an FPGA over a microcontroller?

Background: Verilog

- a HDL (hardware description language)
 - others HDLs exist
 - familiar C syntax
 - fundamentally different underlying abstraction
- replaced gate-level and transistor-level design

Verilog: Combinational Logic

```
AND Gate
module and;
wire x, y, z;
assign z = x & y;
endmodule
```

Verilog: Combinational Logic

Nested Logic

```
module complex(
    input a14, a15, a12, a13,
    output srce
);
wire and_result, or_result;
assign and result = a14 & a15;
assign or result = a12 | a13;
assign srce = and result & or result;
endmodule;
```

Verilog: Sequential Logic

Latch

```
module register(
    input clk, we, oe, in,
    output out
);
reg memory;
always @(posedge clk) begin
    if (we) memory <= in;</pre>
end
assign out = we ? memory : 1'b0;
endmodule
```

Verilog: Testbench

https://www.jdoodle.com/execute-verilog-online/

```
initial begin
   #0 clk=0; enable i=0; data i=0; enable o=0;
   #1 clk=1;
   forever #1 clk=!clk:
end
initial begin
    $monitor("clk=%d we=%d oe=%d in=%d out=%d",
              clk, we, oe, in, out);
   #1 we=1; in=1;
   #1 oe=1:
   #1 in=0;
   #1 $finish;
end
```

Verilog: Testbench Results

```
clk=0 we=0 oe=0 in=0 out=0
clk=1 we=1 oe=0 in=1 out=0
clk=0 we=1 oe=1 in=1 out=1
clk=1 we=1 oe=1 in=0 out=0
clk=0 we=1 oe=1 in=0 out=0
```

Verilog: Testbench Results





Figure 4: gtkwave

FPGA: Routing

DigitalJS

http://digitaljs.tilk.eu/#



FPGAs: Not Covered

general

- languages
 - VHDL, SystemVerilog
 - Chisel (Scala), Hardcaml (OCaml), Clash (Haskell)
- formal verification
- timing analysis

use cases

- CPU design
- signal processing
- ML/AI
- accelerators