IC1650A 703 p.1/3 5866

 $c \in$ 

# RS-422 and RS-485 Optical Isolator/Repeater Product Code IC1650A

### **Description:**

This unit can be used to optically isolate one piece of RS-485 equipment from the rest of an RS-485 system, or one local group of RS-485 equipment from another. It can also be used as an RS-485 repeater to expand an existing RS-485 system to greater than the 32 node limitation in the RS-485 Standard. A typical setup using it as an RS-485 repeater is shown in Figure 1.

All data lines as well as power and ground are isolated from one side of the unit to the other. It supports Transmit Data (A) and (B), Receive Data (A) and (B), Protective Ground, and Signal Ground.

### **Connection:**

This model operates in either two-wire half-duplex systems or in four-wire half-duplex or full-duplex systems (see Figures 2 and 3). It can also operate as a four-wire to two-wire converter. By connecting one side of the unit as a two-wire device and one side as a four-wire device, equipment meant for a point-to-point RS-422 interface can be connected directly to an RS-485 two-wire multi-drop system.

Proper operation of any RS-485 system requires the presence of a signal return path. The RS-485 Standard recommends that a third wire be used for this. For safety, a 100 ohm resistor should be connected between frame ground and signal ground at every drop point. For the transient suppression to work properly, the protective ground (PG) terminal must be tied to a good frame (chassis, green wire, or earth) ground. No wire type or maximum run length is listed in the RS-485 Standard. However, the RS-422 Standard, which is very similar, recommends number 24AWG twisted pair telephone cable with a shunt capacitance of 16 picofarads per foot and no more than 4000 feet of distance.

### Operation:

When no data is being transmitted, the receivers are enabled on both sides of the device. As data is received on one side of the unit, the opposite driver is enabled and the data traffic LED is turned on. When the isolator receives the falling edge of the last data bit, it waits one character time to disable the driver. This timeout period is factory preset for one millisecond to accommodate a baud rate of 9,600 bits per second. The timeout period can be changed to any value between 0.26 and 4.16 milliseconds by removing the cover and moving the jumpers JP2 and JP4 inside the case.

The preset jumper settings should accommodate almost all systems, but a different timeout can be achieved by putting JP2 and JP4 in position E and changing the values of the capacitors C6 and C9 and resistors R17 and R25. Spaces for through-hole replacement of these components are also provided. They are labeled C15, C16, R26, and R27. The jumper positions for various baud rates, as well as the resistor and capacitor values for time-out periods beyond this range are given in Table 1. See Figure 4 for the location of the timing components.

Jumpers JP1 and JP3 determine whether the receivers will be disabled when transmitting (half-duplex) or always enabled (full-duplex). As a general rule, JP1 and JP3 should be in the half-duplex position for two-wire operation and in the full-duplex position for four-wire systems. See Figure 4 for the location of jumpers JP1-JP4 on the PC board.

## **Specifications:**

Isolation: 2.000 volts RMS for 1 min. optical isolation of data lines and ground. Surge Suppression: 6.5V working peak voltage, bi-directional over voltage suppressor.

600W peak power dissipation. 3,000 pF maximum capacitance.

Data Rates: Up to 460.8K baud. Temperature Rating: 0°C to +70°C

Power Requirements: 9-14V DC @ 60mA (idle state), 170mA (Full-duplex data with 62 Ohm load)

Dimensions: 3.8"L x 2.4"W x 1.0"H

FCC Approved Class A

IC1650A 703 p. 2 / 3 5866




FIGURE 1. IC1650A As A Two-Wire Repeater




FIGURE 2. Four-Wire Setup




FIGURE 3. Two-Wire Setup






FIGURE 4. PC Board Layout - Top





PC Board Layout - Bottom

IC1650A 703 p.3/3




FIGURE 5. Circuit Diagram