
HOMEWORK 1

Cunyang Liu U201811446

PROBLEM 1

Figure



PROBLEM 2

Code

Problem2.v

```
1
      `timescale 1ns / 1ps
2
      //Problem 2 Homework #1 summer 2021 HUST
3
      module p2hw1summer2021HUST(input I1,I2,I3,I4,output Straight,Tum)
4
          wire NotOut,OUT1,OUT3,OUT4;
          not U1(NotOut,I2);
6
          nand U2(OUT1,NotOut,I1);
7
          nor U3(OUT3,I3,I4);
8
          nand U4(OUT4,I3,I4);
9
          and U5(Straight,OUT1,OUT3);
10
          not U6(Tum,OUT4);
11
      endmodule
```

PROBLEM 3

Code

• MultiplierBehavior.v

```
module MultiplierBehavior(
input [1:0] A,B,
output reg [2:0] Product

input [2:0] Product

input [1:0] A,B,
output reg [1:0]
```

• MultiplierExpression.v

```
module MultiplierExpression(
1
2
     input [1:0] A,B,
3
     output reg [2:0] Product
4
  );
5
     assign Product[2] = (A[1]&(!A[0])&B[1]) | (A[1]&B[1]&(!B[0]));
6
     (!A[0])\&B[0]) | (A[1]\&(!B[1])\&B[0]));
     assign Product[0] = A[0] \& B[0];
8
  endmodule
```

MultiplierGates.v

```
1
  module MultiplierGates(
2
     input [1:0] A,B,
3
     output reg [2:0] Product
  );
4
5
     or P2(Product[2], (A[1]&(!A[0])&B[1]), (A[1]&B[1]&(!B[0])));
6
     (!A[0])\&B[0]), (A[1]\&(!B[1])\&B[0]));
7
     and P0(Product[0], A[0], B[0]);
  endmodule
8
```

• MultiplierTruthTable.v

```
1
    module MultiplierTruthTable(
 2
        input [1:0] A,B,
 3
        output reg [2:0] Product
 4
    );
 5
        always @(A,B) begin
 6
            case ({A,B})
 7
                 4'b0000: Product = 3'b000;
                 4'b0001: Product = 3'b000;
 8
 9
                 4'b0010: Product = 3'b000;
10
                 4'b0011: Product = 3'b000;
11
                 4'b0100: Product = 3'b000;
                 4'b0101: Product = 3'b001;
12
13
                 4'b0110: Product = 3'b010;
                 4'b0111: Product = 3'b011;
14
15
                 4'b1000: Product = 3'b000;
                 4'b1001: Product = 3'b010;
16
17
                 4'b1010: Product = 3'b100;
                 4'b1011: Product = 3'b110;
18
19
                 4'b1100: Product = 3'b000;
20
                 4'b1101: Product = 3'b011;
21
                 4'b1110: Product = 3'b110;
22
                 4'b1111: Product = 3'b001;
23
            endcase
24
        end
    endmodule
```

p3hw1TestFixture.v

```
1 \rimescale 1ns / 1ps
```


```
//Multiplier test bench
 3
    module p3hw1TestFixture;
 4
    reg A[1:0], B[1:0];
 5
    wire ProductBgates[2:0], ProductExpressions [2:0], ProductTruthTable[2:0],
 6
    ProductBbehavior[2:0];
    //insert four circuits
 7
 8
    initial begin
 9
    A[0]=0; A[1]=0; B[0]=0; B[1]=0; #10;
10
    A[0]=0; A[1]=0; B[0]=1; B[1]=0; #10;
11
    A[0]=0; A[1]=0; B[0]=0; B[1]=1; #10;
    A[0]=0; A[1]=0; B[0]=1; B[1]=1; #10;
12
13
14
    A[0]=1;A[1]=0; B[0]=0;B[1]=0; #10;
    A[0]=1;A[1]=0; B[0]=1;B[1]=0; #10;
15
16
    A[0]=1;A[1]=0; B[0]=0;B[1]=1; #10;
17
    A[0]=1;A[1]=0; B[0]=1;B[1]=1; #10;
18
19
    A[0]=1;A[1]=1; B[0]=0;B[1]=0; #10;
    A[0]=1; A[1]=1; B[0]=1; B[1]=0; #10;
20
21
    A[0]=1;A[1]=1; B[0]=0;B[1]=1; #10;
    A[0]=1;A[1]=1; B[0]=1;B[1]=1; #10;
22
23
24
    A[0]=0; A[1]=1; B[0]=0; B[1]=0; #10;
    A[0]=0; A[1]=1; B[0]=1; B[1]=0; #10;
25
26
    A[0]=0; A[1]=1; B[0]=0; B[1]=1; #10;
    A[0]=0; A[1]=1; B[0]=1; B[1]=1; #10;
27
28
    end
29
    MultiplierBehavior Unit1({A[1],A[0]},{B[1],B[0]},
30
    {ProductBbehavior[2], ProductBbehavior[1], ProductBbehavior[0]});
    MultiplierExpression Unit2({A[1],A[0]},{B[1],B[0]},
31
    {ProductExpressions[2], ProductExpressions[1], ProductExpressions[0]});
    MultiplierGates Unit3({A[1],A[0]},{B[1],B[0]},
32
    {ProductBgates[2], ProductBgates[1], ProductBgates[0]});
33
    MultiplierTruthTable Unit4({A[1],A[0]},{B[1],B[0]},
    {ProductTruthTable[2],ProductTruthTable[1],ProductTruthTable[0]});
34
35
    //generate test patterns
    endmodule
36
```

Figure


Schematic

MultiplierBehavior


1,0



• MultiplierExpression




MultiplierGates



• MultiplierTruthTable



Waveforms



• Table and Logic Expression

		D 1 (FO)	D 1 (F11	D 1 (FO
A[1:0]	B[1:0]	Product[2]	Product[1]	Productio
00	00	0	0	0
00	01	0	0	0
00	10	0	0	0
00	11	0	0	0
01	00	0	0	0
01	01	0	0	1
01	10	0	1	0
01	11	0	1	1
10	00	0	0	0
10	01	0	1	0
10	10	1	0	0
10	11	1	1	0
11	00	0	0	0
11	01	0	1	1
11	10	1	1	0
11	11	0	0	1

-

B[1:0]

		A[1:0] 00	01	11	10		
B[1:0]	00	0	4	12	8		
	01	1	5	13	9		
	11	3	7	15	11		
_	10	2	6	14	10		
1.	Product[0] = A[0]B[0]						

A[1:0] 00 B[1:0]

 $\frac{\text{Product}[1]=}{_{A[1]A[0]B[1]+A[0]B[1]\overline{B[0]}+A[1]\overline{A[0]B[0]+A[1]\overline{B[1]}B[0]}}$

A[1:0] Product[2]= $A[1]\overline{A[0]}B[1] + A[1]B[1]\overline{B[0]}$

PROBLEM 4

4.(a)

• B;Active low


4.(b)

• A;Active high;Asynchronous


4.(c)

• C;Active low;Synchronous

PROBLEM 5



PROBLEM 6



PROBLEM 7

Code

• hw1p7summer2020HUSTdetect11010.v

```
1  `timescale 1ns / 100ps
2  // File name : hw1p7summer2020HUSTdetect11010.v
3  // Cunyang Liu
```


```
4 // Summer 2021 HUST
    // Problem 7, Homework #1, summer 2021
    // Detect sequence of 11010 recursively.
 7
    module hw1p5summer20201HUSTdetect11010(input InputBit, CLK, Reset, output re
    g Detected11010);
8
    // State variables
    reg [2:0] CurrentState, NextState;
10
    // State codes
11
    parameter SInitial = 3'd0,S1 = 3'd1, S11 = 3'd2, S110= 3'd3, S1101=3'd4, S11
    010=3'd5;
12
13
    always @ (posedge CLK or negedge Reset)
14
    begin
15
    if (!Reset)
16
      CurrentState <= SInitial;</pre>
17
    else
18
      CurrentState <= NextState;</pre>
19
    end
20
21
    always @ (*) begin
    case (CurrentState)
22
23
      SInitial:
24
        if (InputBit == 1)
25
             NextState <= S1;</pre>
26
        else
27
             NextState <= SInitial;</pre>
28
      s1:
29
        if (InputBit == 1)
30
             NextState <= S11;</pre>
31
        else
32
             NextState <= SInitial;</pre>
33
       S11:
34
        if (InputBit == 1)
35
             NextState <= S11;</pre>
36
        else
37
             NextState <= S110;</pre>
38
       S110:
39
         if (InputBit == 1)
40
             NextState <= S1101;</pre>
41
         else
42
             NextState <= SInitial;</pre>
43
       S1101:
44
         if (InputBit == 1)
45
             NextState <= S11;</pre>
46
         else
             NextState <= S11010;</pre>
47
48
       S11010:
49
         if (InputBit == 1)
50
             NextState <= S1;</pre>
51
        else
52
             NextState <= SInitial;</pre>
53
       default:
54
             NextState <= SInitial;</pre>
55
    endcase
56
    end
57
58
    //the output depends on the current state
    always @ (*) begin
59
```

• hw1p7summer2021HUSTdetect11010_tb.v


```
`timescale 1ns / 1ps
 2
    //Summer 2021 HUST
 3
    module hw1p7summer2021HUSTdetect11010_tb;
    reg x, clk, reset;
    wire detected;
 5
 6
    wire [2:0] CurrentState=Unit1.CurrentState;
 7
8
    always #5 clk = \simclk;
 9
        initial begin
10
            c1k = 0;
11
            reset = 0;
12
            x = 0;
13
            #8 reset=1;
            #8 x=1;
14
15
            #15 x = 1;
16
            #15 x = 0;
17
            #15 x = 1;
            #15 x = 0;
18
            #15 x = 1;
19
20
            #15 x = 1;
            #15 x = 1;
21
22
            #15 x = 0;
            #15 x = 1;
23
24
            #15 x = 1;
25
            #15 x = 0;
            #15 x = 1;
26
27
            #15 x = 0;
28
            #15 x = 0;
29
            #15 x = 1;
            #15 x = 1;
30
31
            #15 x = 0;
32
            #15 x = 1;
33
            #15 x = 0;
34
        end
35
        hw1p5summer20201HUSTdetect11010 Unit1(x, clk, reset,detected);
36
    endmodule
```

Figure

• problem7_RTL_schematic



problem7_waveform



PROBLEM 8

TxDataUnit_summer2021HUST.v


```
1
                   `timescale 1ns / 1ps
                  module TxDataUnit_summer2021HUST #(parameter DataLength=9)(
    2
    3
                                   input [DataLength-1:0] Data,
                                   input Load, ShiftOut, Parity, Reset, Clock,
    4
    5
                                  output Tx);
                                   reg [11:0] ShiftRegister;
    6
    7
                                  wire ParityBit;
    8
                                  assign Tx=ShiftRegister[0];
    9
                                   assign
                  ParityBit=Parity^Data[0]^Data[1]^Data[2]^Data[3]^Data[4]^Data[5]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^Data[6]^
                  a[7] \Data[8];
                                   always@(negedge Clock)
10
11
                                                    if(Reset==1)
                                                                     ShiftRegister<={ParityBit, Data, 2'b01};</pre>
12
13
                                   else if(Load == 1)
                                                                     ShiftRegister <= {1'b1,ParityBit,Data,1'b0};</pre>
 14
15
                                   else if(ShiftOut==1)
16
                                                                     ShiftRegister<={ShiftRegister[0], ShiftRegister[11:1]};</pre>
                                   else ShiftRegister<=ShiftRegister;</pre>
 17
 18
                  endmodule
```

• TxDataUnitTB_summer2021HUST.v

```
1    `timescale 1ns / 1ps
2    module TxDataUnitTB_summer2021HUST;
3    reg Load, Parity, ShiftOut, Reset, Clock;
4    reg [8:0] Data;
```

```
5
        wire Tx;
 6
        wire [11:0] ShiftRegister=uut.ShiftRegister;
 7
 8
        TxDataUnit_summer2021HUST uut (.Load(Load), .Data(Data),
    .Parity(Parity),.Tx(Tx),
 9
     .ShiftOut(ShiftOut), .Reset(Reset), .Clock(Clock));
10
11
        initial begin
            Load = 0; Data = 0; Parity = 0; ShiftOut = 0; Reset = 0; Clock = 0;
12
13
        end
        always #3 Clock=~Clock;
14
15
        initial fork
            #0 Load = 0; #21 Load = 1; #32 Load = 0; #56 Load = 0; #152 Load =
16
    1;
17
            #165 Load = 0;
            #0 Data = 8'b010010111; #56 Data = 8'b011100010;
18
            #0 Parity = 1; #34 Parity = 1; #78 Parity = 0; #134 Parity = 1;
19
            #0 Shiftout = 0; #38 Shiftout = 1; #148 Shiftout = 0; #167 Shiftout
    = 1;
21
            #284 ShiftOut = 0;
22
            \#0 Reset = 1; \#12 Reset = 0;
23
            #300 $stop;
        join
24
25
    endmodule
```

• Simulation Waveforms



• TxModule_Toplevel_summer2021HUST.v

```
1
    `timescale 1ns / 1ps
2
    module TxModule_Toplevel_summer2021HUST(input Start, Parity, Reset, Clock,
3
                                             input [8:0] Data,
                                             input [3:0] Speed, // baud in the
4
    number of clock cycles
5
                                             output Tx);
6
        wire Load, ShiftOut;
        TxController_summer2021HUST ControlUnit(Start, Reset, Clock, Speed,
    Load, ShiftOut);
        TxDataUnit_summer2021HUST DataUnit(Data, Load, ShiftOut, Parity, Reset,
    clock, Tx);
9
10 endmodule
```

TxController_summer2021HUST.v

```
1 \rimescale 1ns / 1ps
```

```
module TxController_summer2021HUST(
2
 3
         input Start, Reset, Clock,
 4
        input [3:0] Speed,
 5
        output reg Load, reg ShiftOut
 6
    );
 7
        // State variables
 8
        reg [2:0] CurrentState;
 9
10
        // Counter
11
        reg StartDelay;
        reg [3:0] DataCounter;
12
13
        wire delay_timeout;
14
15
        // State codes
16
        parameter InitialState = 3'd0, LoadState = 3'd1, DelayState = 3'd2,
    ShiftState= 3'd3;
17
18
        // module DelayTime(Start, Speed, Timeout, Reset, Clock);
        DelayTime_summer2021HUST DelayUnit(StartDelay, Speed, delay_timeout,
19
    Reset, Clock);
20
21
        initial begin
22
             CurrentState = InitialState;
23
             StartDelay = 0;
24
             DataCounter = 0;
25
        end
26
        always @(posedge Clock or posedge Reset) begin
27
28
             if (Reset) begin
29
                 // reset
30
                 CurrentState <= InitialState;</pre>
31
             end
32
             else begin
33
                 case (CurrentState)
34
                     InitialState:begin
35
                          CurrentState = (Start) ? LoadState : InitialState;
36
                     end
37
                     LoadState:begin
38
                          CurrentState = DelayState;
39
                     end
40
                     DelayState:begin
41
                          CurrentState = (delay_timeout) ? ShiftState :
    DelayState;
42
                     end
43
                     ShiftState:begin
                          CurrentState = (DataCounter < 12) ? DelayState :</pre>
44
    InitialState;
45
                     end
46
                 endcase
47
             end
48
        end
49
        always @(posedge Clock) begin
50
51
             case (CurrentState)
52
                 InitialState:begin
53
                     StartDelay <= 0;</pre>
54
                     DataCounter <= 0;</pre>
55
                     ShiftOut <= 0;
```

```
56
                         Load \leftarrow 0;
57
                        StartDelay = 0;
58
                    end
59
                   LoadState:begin
60
                        DataCounter <= 1;</pre>
61
                        Load <= 1;
62
                        ShiftOut <= 0;
63
                        StartDelay <= 0;</pre>
                   end
64
65
                   DelayState:begin
                        DataCounter <= DataCounter;</pre>
66
67
                        Load \leftarrow 0;
68
                        ShiftOut <= 0;
                        StartDelay <= 1;</pre>
69
70
                    end
                   ShiftState:begin
71
72
                        DataCounter <= DataCounter + 1;</pre>
73
                        Load \leftarrow 0;
74
                        ShiftOut <= 1;
75
                        StartDelay <= 0;
76
                    end
77
               endcase
78
          end
     endmodule
79
```

• DelayTime_summer2021HUST.v

```
1
    `timescale 1ns / 1ps
 2
    module DelayTime_summer2021HUST(Start, Speed, Timeout, Reset, Clock);
 3
         //delay time in number of clock cycles as speficied by Speed
 4
         parameter
                      NumberOfBits = 4;
 5
         input
                      Start, Reset, Clock;
 6
         input
                      [NumberOfBits-1:0] Speed;
 7
         output reg Timeout;
 8
                      [NumberOfBits-1:0] count;
         reg
 9
10
         always @ (count or Speed)
11
             if (count == (Speed-1'b1))
12
                 Timeout <= 1'b1;</pre>
13
             else
14
                 Timeout <= 0;
15
16
         always @ (posedge Clock)
17
             if(Reset == 1)
                 count <= 4'd0;</pre>
18
19
             else if(Start == 0)
20
                 count <= 4'd0;</pre>
21
             else if (count >= (Speed-1'b1))
22
                 count \leftarrow 4'd0;
23
             else
24
                 count <= count + 1'b1;</pre>
25
    endmodule
```

• TxModule_Toplevel_summer2021HUSTTB.v

```
1 `timescale 1ns / 1ps
```

```
3
    module TxModule_Toplevel_summer2021HUSTTB;
 4
    // Inputs
 5
        reg Start;
 6
        reg [8:0] Data;
 7
        reg [3:0] Speed;
 8
        reg Parity, Reset, Clock;
 9
        wire Tx;
10
11
        TxModule_Toplevel_summer2021HUST TopLevel (Start, Parity, Reset, Clock,
    Data, Speed, Tx);
12
        initial begin
            Start = 0; Data = 0; Speed = 0; Parity = 0; Reset = 0; Clock = 0;
13
14
        end
15
        always
16
            #4 Clock=~Clock;
17
        initial fork
18
            \#0 Reset = 1;
19
            #0 Start = 0;
            #0 Data = 9'b100101110;
20
21
            #0 Speed = 1;
22
            #0 Parity = 1;
23
            #14 Reset = 0;
24
            #23 Start = 1;
25
            #45 Start = 0;
            #200 Parity = 0;
26
            #298 Data = 9'b101010110;
27
28
            #349 Speed = 3;
29
            #388 Start = 1;
30
            #403 Start = 0;
            #750 $stop;
31
32
        join
33
   endmodule
```

waveform

