

Name: Cunyang Liu ID: U201811446 Date: 2021/8/11

Date: 2021/8/11

Lab1 includes two parts,the total tasks have been showed below:

- Monitor internal signals by adding them to the design, add interrupt, interrupt_ack, and instruction signals to the waveform display. Change radix of address and instructions to hexadecimal and Re-Simulate.




Figure 13. Interrupt Service Routine from Lab #1 of Xilinx

Change simulation run time to 25000ns, add write_strobe signal and re-simulate the design. Analyze the output waveform process (Figure 14).




Figure 14. Output Waveforms from Lab #1 of Xilinx

Click on Project Manager at the upper left corner to see Project Summary. Project Summary Overview is copied below.


Project Settings <div> Project name: Lab1summer2021HUST_ToolFlow_CVL Project location: D:/IDE/vivado/SHCodeSign2021/Lab1summer2021HUST_ToolFlow_CVL Product family: Zynq-7000 Project part: Zybo 27-10 (xc7z010clg400-1) Top module name: kcpasm3_int_test Target language: Verilog Simulator language: Mixed </div>	
Board Part <div> Display name: Zybo 27-10 Board part name: diligentinc.com:zybo-z7-10:part0:1.0 Repository path: D:/IDE/vivado/Vivado/2016.2/data/boards/board_files URL: https://reference.diligentinc.com/reference/programmable-logic/zybo-z7/start Board overview: Zybo 27-10 </div>	
Synthesis <div> Status: ✔ Complete Messages: ⚠ 1 warning Part: xc7z010clg400-1 Strategy: Vivado Synthesis Defaults </div>	Implementation <div> Status: ✔ Complete Messages: ⚠ 3 warnings Part: xc7z010clg400-1 Strategy: Vivado Implementation Defaults Incremental compile: None Summary Route Status </div>
DRC Violations <div> Summary: ⚠ 2 critical warnings ⚠ 1 warning </div>	Timing <div> Worst Negative Slack (WNS): NA Total Negative Slack (TNS): NA Number of Failing Endpoints: NA Total Number of Endpoints: NA Implemented Timing Report Setup Hold Pulse Width </div>

Table 17. Design Summary from Lab #1 of Xilinx.


3 Part 2 : Architecture Wizard and Pins Assignment from Lab #2 of Xilinx

This part is to create a UART real-time clock and add it to Zybo so that UART can work normally while send and receive data. To realize the function, creating a clock IP to generate 55MHz clock from 125MHz Crystal Oscillator is the first thing to do. Then, I create a module named by my_dcm_55MHz.v. Finally, add one signal lock to uart_clock.v.

Open top-level schematic to see the clock module is connected to circuit as shown below




Test uart_clock circuit with a serial terminal



Show the real time



When the ZYBO is connected to PC ,we can see the LD0,LD10 and LD11 are on



Set the LD3 will light on when the time reaches 00:03:00 the first time,we can see the alarm is off now

```
COM3 - PuTTY
Syntax Error
KCPSM3>time
00:01:40
KCPSM3>alarm 00:03:00
00:03:00
Alarm OFF
KCPSM3>
```


Enter "alarm on" to set up the alarm




```
Syntax Error
KCPSM3>time
00:01:40

KCPSM3>alarm 00:03:00
00:03:00
Alarm OFF
KCPSM3>time
Syntax Error
KCPSM3>time
00:02:34

KCPSM3>alarm on
00:03:00
Alarm ON
KCPSM3>
```

Set the LD3 will light on when the time reaches 00:03:00 the second time,we can see when the time reaches 00:03:00,the alarm is active and LD3 is on.



```
Syntax Error
KCPSM3>time
00:01:40

KCPSM3>alarm 00:03:00
00:03:00
Alarm OFF
KCPSM3>time
Syntax Error
KCPSM3>time
00:02:34

KCPSM3>alarm on
00:03:00
Alarm ON
KCPSM3>alarm 00:03:00
00:03:00
Alarm Active
KCPSM3>
```

Through this experiment, I learned how to implement UART circuit on Zybo's PL structure, realized clock with timing function on Xilinx and serial communication.

Through this experiment, I learned how to implement UART circuit on Zybo's PL structure, realized clock with timing function on Xilinx and serial communication.