

Name _____ ID _____ Due date: Friday, August 20, 2021

S&H Co-Design Homework #2 Handout Summer 2021
(Zynq-7010, xil_printf(), Zybo Board Interface Files)

Refer to the Zynq Book, Zybo Reference Manual (ZYBO_RM_B_V6.pdf), and Zynq-7000 Technical Reference Manual (ug585) and the other related Xilinx user guide (ugxxx) and data sheet (ds187) documents to answer the following questions.

1 Define the following terms as used in Zynq-7000 (Most definitions are copied from the Zynq Book.)

1.1 Processing System (PS)

The part of the Zynq device that includes an ARM processor and associated facilities, and which is capable of running software applications.

1.2 Programmable Logic (PL)

The section of the Zynq device which comprises reconfigurable logic and interconnects. It has the same architecture as 7-series FPGA devices.

1.3 Multiplexed IO (MIO)

The set of peripheral outputs from the Zynq processing system, which are multiplexed to a dedicated IO bank.

1.4 Extended Multiplexed IO (EMIO)

The mechanism for extending the fixed Multiplexed Input / Output(MIO) facilities of the processing system, by extending into the programmable logic.

1.5 AXI 3.0

A high performance interconnect for use in high clock rate system designs. It is a member of the AMBA family.

1.6 SelectIO

AXI_GP, AXI_ACP, AXI_HP. The general purpose input/output facilities(IOBs) on the Zynq are collectively referred to as SelectIO Resources, and these are organised into banks of 50 IOBs each. Each IOB contains one pad, which provides the physical connection to the outside world for a single input or output signal.

1.7 GPIO

A collective term for the basic user input and output facilities on a development board, usually including slide switches, push buttons, and LEDs.

2 The Zybo's Zynq-7010 chip bears the following marking: "XC7Z010-1CLG400C". It uses the "Ball Grid Array" (BGA) pinout for maximum packaging density. Answer the following questions about the chip. Include sources and evidences to support your answers such as document names and page numbers etc.

2.1 What is the maximum number of physical pin connections available with this particular BGA layout? (Hint: see ug865)

20 × 20 = 400 pins ug865(v1.9) page78

2.2 What is the vertical and horizontal spacing (pitch) between adjacent ball grid pins?

0.8mm ug865(v1.9) page 9

2.3 What are the overall physical dimensions of the Zybo's Zynq chip?

17mm × 17mm = 289mm² ug865(v1.9) page9

2.4 How many processing system (PS) I/O pins are available?

128 ug865(v1.9) page11

2.5 How many programmable logic (PL) ("Select I/O") single-ended I/O pins are available?

100 ug865(v1.9) page11

2.6 How many programmable logic (PL) ("Select I/O") differential I/O pairs pin pairs are available?

48 ug865(v1.90) page11

- 3 Find out if I/O pins on the Zybo board are mapped to either MIO or Select I/O pins from ZYBO FPGA Board Reference Manual 2016 available from

https://reference.digilentinc.com/media/zybo:zybo_rm.pdf.


- 3.1 Circle the components on Zybo below that are connected to MIO pins.

- | | | |
|---------------------------------------|-----------------------------------------|-------------------------------------------|
| <input checked="" type="radio"/> LED4 | <input checked="" type="radio"/> UART 1 | <input checked="" type="radio"/> BTN4 |
| <input type="radio"/> HDMI | <input checked="" type="radio"/> USB 0 | <input type="radio"/> Push Buttons BTN3-0 |
| <input checked="" type="radio"/> SPI | <input checked="" type="radio"/> SDIO 0 | <input checked="" type="radio"/> BTN5 |
| <input type="radio"/> LEDs LD3-0 | <input checked="" type="radio"/> LED4 | <input type="radio"/> Pmod JA |

- 3.2 Find where MicroSD interface pins are connected, Select I/O or MIO, and their pin numbers? You can include screen shots as your answer.

- 3.3 Find where HDMI interface pins are connected, Select I/O or MIO, and their pin numbers? Include screen shots to support your answer.

Signal Name	Description	Zynq Pin	SD Slot Pin
SD_D0	Data[0]	MIO42	7
SD_D1	Data[1]	MIO43	8
SD_D2	Data[2]	MIO44	1
SD_D3	Data[3]	MIO45	2
SD_CCLK	Clock	MIO40	5
SD_CMD	Command	MIO41	3
SD_CD	Card Detect	MIO47	9



- 4 *Describe major differences between printf() and xil_printf() and why and when xil_printf() is better than printf(). (Hint: read the header of xil_printf().c source code.) Include screen shots to support your conclusion.*

```
/*-----*/  
/* The purpose of this routine is to output data the */  
/* same as the standard printf function without the */  
/* overhead most run-time libraries involve. Usually */  
/* the printf brings in many kilobytes of code and */  
/* that is unacceptable in most embedded systems. */  
/*-----*/
```

Compared with Xil_printf(), printf() will execute many programs from libraries and the ELFs containing printf() will be larger than them containing Xil_printf(). In this case, when the project has high demands on space and speed, Xil_printf() is much better than printf().

5 Read the source code for `xil_printf()`, describe what it does and how it is implemented to accomplish its function. Include screen shot or reference pages to support your conclusion.

- 5.1 Where is the base address of the `STDOUT` and `STDIN`. Describe the call structure and how the driver knows the base address of `UART 1`.
- 5.2 Describe the call structure and how
- 5.3 5.3 How does `xil_printf()` know where or which com port, to send its formatted character string?
- 5.4 How are data received and transmitted?
- 5.5 Are the sending and transmitting subroutines interrupt-driven or blocking calls?
- 5.6 Indicate how Level 1 driver of `xil_printf()` relates to Level 0 driver of `uart` device. Hint: `xil_printf()` uses `outbyte()` from `uartps_3_0` library, which sends data to `UART 1`. Include screen captures to support your answer.

5.1

`STDOUT: 0xE0001000`

`STDIN: 0xE0001000`

5.2

call structure: `void xil_printf(const char8 *ctrl1, ...)`

The base address of `UART1` is the same as the base address of `STDOUT`

5.3

It uses `XUartPs_SendByte()` to choose com port, which depends on the base address of `STDOUT` and `UART1`

5.4

receive: `XUartPs_RecvByte()`

send: `XUartPs_SendByte()`

5.5

blocking calls

5.6

6 Zybo Board Interface Files. Use XML Notepad from Microsoft to describe how Pmod Connector JC is defined in Board Support File A.0 for zybo-z7-10. Include screen captures to support your description. (zybo-z7-10 board files can be downloaded from <https://github.com/Digilent/vivado-boards/archive/master.zip>. XML Notepad is available from <http://www.lovettsoftware.com/downloads/xmlnotepad/readme.htm>.)

6.1 How is the component defined?

6.2 How is connection defined?

6.3 Where in the board file and how is the interface defined?

6.4 How are the pins described and mapped between logical and physical pins?

The board interface file is under directory:

C:\Xilinx\Vivado\2016.2\data\boards\board_files\zybo-z7-10.

The xml files can be reviewed and edited with the free Microsoft XML Notepad available from Microsoft Download Center. Or at this website:

<http://www.lovettsoftware.com/downloads/xmlnotepad/XmlNotepad.application>.

Name	Date modified	Type	Size
board	8/27/2020 4:59 PM	XML File	35 KB
part0_pins	8/27/2020 4:59 PM	XML File	5 KB
preset	8/27/2020 4:59 PM	XML File	43 KB

6.1 The component is named jc, and it has some other attributes, such as display name, type, sub_type, major_group, description.

```

725 <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
726   <description>Pmod Connector JC</description>
727 </component>

```

6.2 The connection is defined as part0_jc. The two components are part0 and jc.

```

818 <connection name="part0_jc" component1="part0" component2="jc">
819   <connection_map name="part0_jc_1" c1_st_index="55" c1_end_index="62" c2_st_index="0" c2_end_index="7"/>
820 </connection>

```

6.3 All interfaces are defined under the first component of part0.

```

1 <?xml version="1.0" encoding="UTF-8" standalone="no"?>
2 <board schema_version="2.0" vendor="digilentinc.com" name="zybo-z7-10" display_name="Zybo Z7-10" url="https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/start" ps
3 </compatible_board_revisions>
4 <revision_id="0">B.2</revision_id>
5 </compatible_board_revisions>
6 <file_version>1.0</file_version>
7 <description>Zybo Z7-10</description>
8 <component>
9 <component name="part0" display_name="Zybo Z7-10" type="fpga" part_name="xc7s010clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://reference.digilentinc.com/
10 <interfaces>
11 <interface mode="master" name="btnc_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btnc_4bits" preset_proc="push_buttons_4bits_preset">
12 </interface>
13 <interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="led_4bits_preset">
14 </interface>
15 <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">
16 </interface>
17 <interface mode="master" name="sws_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_4bits" preset_proc="dip_switches_4bits_preset">
18 </interface>
19 <interface mode="slave" name="sys_clock" type="xilinx.com:signal_clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
20 </interface>
21 <interface mode="slave" name="hdmi_in" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
22 </interface>
23 <interface mode="master" name="hdmi_in_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
24 </interface>
25 <interface mode="master" name="hdmi_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_hpd_led" preset_proc="output_1bit_preset">
26 </interface>
27 <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out">
28 </interface>
29 <interface mode="master" name="hdmi_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_hpd_led" preset_proc="output_1bit_preset">
30 </interface>
31 <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
32 </interface>
33 <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
34 </interface>
35 <interface mode="master" name="jd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jd">
36 </interface>
37 <interface mode="master" name="je" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="je">
38 </interface>
39 <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="rgb_led_preset">
40 </interface>
41 </interfaces>
42 </component>

```

The interface has many attributes. They are mode, name, type, of_component, preset_proc, port_maps, parameters, preferred_ips.

```

62 <interface mode="slave" name="hdmi_in" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
63 <preferred_ips>
64 <preferred_ip vendor="digilentinc.com" library="ip" name="dvi2rgb" order="0"/>
65 </preferred_ips>
66 <port_maps>
67 <port_map logical_port="CLK_P" physical_port="TMD5_IN_clk_p" dir="in">
68 <pin_maps>
69 <pin_map port_index="0" component_pin="TMD5_IN_clk_p"/>
70 </pin_maps>
71 </port_map>
72 <port_map logical_port="CLK_N" physical_port="TMD5_IN_clk_n" dir="in">
73 <pin_maps>
74 <pin_map port_index="0" component_pin="TMD5_IN_clk_n"/>
75 </pin_maps>
76 </port_map>
77 <port_map logical_port="DATA_P" physical_port="TMD5_IN_D_P" dir="in" left="2" right="0">
78 <pin_maps>
79 <pin_map port_index="0" component_pin="TMD5_IN_data_p_0"/>
80 <pin_map port_index="1" component_pin="TMD5_IN_data_p_1"/>
81 <pin_map port_index="2" component_pin="TMD5_IN_data_p_2"/>
82 </pin_maps>
83 </port_map>
84 <port_map logical_port="DATA_N" physical_port="TMD5_IN_D_N" dir="in" left="2" right="0">
85 <pin_maps>
86 <pin_map port_index="0" component_pin="TMD5_IN_data_n_0"/>
87 <pin_map port_index="1" component_pin="TMD5_IN_data_n_1"/>
88 <pin_map port_index="2" component_pin="TMD5_IN_data_n_2"/>
89 </pin_maps>
90 </port_map>
91 </port_maps>
92 </interface>

```

6.4 The pins are described and mapped in part0_pins.xml file between logical and physical pins. For example, JC1 to JC10 are connected to pins 55 to 62. each one is connected to a physical pin such as JC1 on V15, JC2 on W15, etc.

```

56 <pin index="55" name="JC1" iostandard="LVCMOS33" loc="V15"/>
57 <pin index="56" name="JC2" iostandard="LVCMOS33" loc="W15"/>
58 <pin index="57" name="JC3" iostandard="LVCMOS33" loc="T11"/>
59 <pin index="58" name="JC4" iostandard="LVCMOS33" loc="T10"/>
60 <pin index="59" name="JC7" iostandard="LVCMOS33" loc="W14"/>
61 <pin index="60" name="JC8" iostandard="LVCMOS33" loc="Y14"/>
62 <pin index="61" name="JC9" iostandard="LVCMOS33" loc="T12"/>
63 <pin index="62" name="JC10" iostandard="LVCMOS33" loc="U12"/>
64

```