# PROJECT TEAM NO: 12

**TEAM MEMBERS:** 

SRINIDHI M – S20210020323 BHANU PRANASWI P – S20210020309 TRISANDHYA DEVI G – S20210020276

PROJECT TITLE: CYTRON-10A MOTOR DRIVER

#### **ABSTRACT**:

This project focuses on the design and development of a printed circuit board (PCB) for the Cytron 10A Motor Driver using Autodesk Eagle. The goal of this project is to create a customized and compact PCB layout that integrates all the essential components required for motor control applications.

The project begins with a comprehensive review of the Cytron 10A Motor Driver datasheet and schematic, followed by component selection and placement to ensure optimal performance and compatibility. Schematic capture and PCB layout are performed using Autodesk Eagle, taking into consideration signal routing, power distribution, and thermal management. The final PCB design is tailored to meet the specific needs of motor control applications, with careful attention to signal integrity and optimization.

## **CONTRIBUTION**

## > SRINIDHI M

- O B Channel circuit
- O Step Up circuit
- Error Correction

## > BHANU PRANASWI

- O A Channel circuit
- O Signal circuit
- Error Correction

# > TRISANDHYA DEVI G

- O Timer circuit
- Connector circuit
- O Power circuit
- Error Correction

## **SOFTWARES USED:**





#### WHAT ELSE DID WE DO?

#### **Optimizations:**

**HEAT SINK** – We removed the heat sink(quite a area consuming component), and have increased the PCB board thickness by a factor of 0.2mm as a replacement. So that increased core width would contribute in the heat regulation.


**PCB dimensions** – have decreased the PCB dimensions despite of having a large circuit that takes up a lot of space.

Size optimisation in schematic circuit.

Did the entire circuit again in EASY EDA to get a 3D view of the circuit.


Have added resistors for the purpose of current division and voltage regulation.

Have immplemented IR2184 has a single input plus inverting shut down, which is a half bridge syncronous driver.





**NORMAL ONE** 








#### **DIMENSIONS:**
















# **SCHEMATIC:**
















# **EASY EDA**












## NO ERRORS DETECTED!

DRC: No errors. Left-click & drag to define group (or left-click to start defining a group polygon)



SOURCE IS ATTACHED ON THE SOURCE\_TEAM12 FOLDER

THANK YOU!