

# ELECTRONIC PACKAGING PROJECT

TEAM NO: 12

TEAM MEMBERS:

SRINIDHI M – S20210020323

BHANU PRANASWI P – S20210020309

TRISANDHYA DEVI G – S20210020276

**PROJECT TITLE: CYTRON-10A MOTOR DRIVER**

## ABSTRACT:

This project focuses on the design and development of a printed circuit board (PCB) for the Cytron 10A Motor Driver using Autodesk Eagle. The goal of this project is to create a customized and compact PCB layout that integrates all the essential components required for motor control applications.

The project begins with a comprehensive review of the Cytron 10A Motor Driver datasheet and schematic, followed by component selection and placement to ensure optimal performance and compatibility. Schematic capture and PCB layout are performed using Autodesk Eagle, taking into consideration signal routing, power distribution, and thermal management. The final PCB design is tailored to meet the specific needs of motor control applications, with careful attention to signal integrity and optimization.

## CONTRIBUTION

### ➤ SRINIDHI M

- B Channel circuit
- Step Up circuit
- Error Correction

### ➤ BHANU PRANASWI

- A Channel circuit
- Signal circuit
- Error Correction

### ➤ TRISANDHYA DEVI G

- Timer circuit
- Connector circuit
- Power circuit
- Error Correction

## SOFTWARES USED:



## WHAT ELSE DID WE DO?

### Optimizations:

**HEAT SINK** – We removed the heat sink (quite a area consuming component), and have increased the PCB board thickness by a factor of 0.2mm as a replacement. So that increased core width would contribute in the heat regulation.


**PCB dimensions** – have decreased the PCB dimensions despite of having a large circuit that takes up a lot of space.

**Size optimisation** in schematic circuit.

Did the entire circuit again in EASY EDA to get a 3D view of the circuit.


Have added resistors for the purpose of current division and voltage regulation.

Have implemented IR2184 has a single input plus inverting shut down, which is a half bridge synchronous driver.



NORMAL ONE

OPTIMISED ONE



# DIMENSIONS:

Preview Board Drills		
Property		
Board		
Area	8381.00mm2	12.99in2
Area (Bounding Box)	8381.00mm2	12.99in2
Width	100.00mm	3.937in
Height	83.81mm	3.300in
▼ Stackup		
Copper Layers	2	
Board Thickness	1.77mm	0.070in
▼ Components		
Components on Top Layer	73	
Components on Bottom Layer	0	
SMD Components on Top Layer	1	
SMD Components on Bottom Layer	0	
PTH Components on Top Layer	72	
PTH Components on Bottom Layer	0	
Component Density Top Layer	0.87cm-2	5.62in-2
Component Density Bottom Layer	0.00cm-2	0.00in-2
▼ Pads		
SMD Pads Top	2	
SMD Pads Bottom	0	
SMD Pad Density Top	0.02cm-2	0.15in-2

☒ Live Update

Close

DRC (default \*)

FileLayersClearanceDistanceSizesAnnular RingShapesSupplyMasksMisc

Wire6mil

Pad6mil

Via6mil

Wire6mil

Pad6mil

Via6mil

Smd6mil

Pad6mil

Via6mil

Minimum Clearance between objects in signal layers.

The **Same Signals** check between *Smd* and *Via* does not apply to *Micro Vias*.


The **Same Signals** check does not apply if an *Smd* and *Smd/Pad* are in the same footprint.

Setting the values for the **Same Signals** checks to 0 disables the respective check.

CheckSelectCancelApply

DRC (default \*)

FileLayersClearanceDistanceSizesAnnular RingShapesSupplyMasksMisc



Minimum Width6mil

Minimum Drill0.35mm

Min. Micro Via9.99mm

Min. Blind Via Ratio0.5

**Minimum Sizes** of objects in signal layers and of drill holes.

**Minimum Width** and **Minimum Drill** may be overwritten by larger values in the *Net classes* for specific signals.


**Min. Micro Via** applies to *blind* vias that are exactly one layer deep. Typical values are in the range 50..100 micron. The value has to be smaller than **Minimum Drill**; otherwise (e.g. with the default value of 9.99mm) there are no micro vias defined.

**Min. Blind Via Ratio** defines the minimum drill diameter *d* of a blind via must have if it goes through a layer of thickness *z*. Board manufacturers usually give this "aspect ratio" in the form 1:0.5, where 0.5 would be the value that has to be entered here.

CheckSelectCancelApply

DRC (default \*)

FileLayersClearanceDistanceSizesAnnular RingShapesSupplyMasksMisc



		Min	%	Max	Diameter
Pads	Top	10mil	25	20mil	
	Inner	10mil	25	20mil	<input type="checkbox"/>
	Bottom	10mil	25	20mil	
Vias	Outer	8mil	25	20mil	
	Inner	8mil	25	20mil	<input type="checkbox"/>
Micro Vias	Outer	4mil	25	20mil	
	Inner	4mil	25	20mil	

**Annular Rings** for pads and vias are defined in percent of the drill diameter (limited by **Min** and **Max**). If the diameter of an actual pad or via would result in a larger Annular Ring, that value will be used in the outer layers.


If the **Diameter** option is checked the actual pad or via diameter will be taken into account in the inner layers, too.

**Micro Vias** are *blind* vias that are exactly one layer deep and have a drill diameter that is smaller than the **Minimum Drill** value defined under *Sizes* (which may be overwritten by a larger **Drill** value in the *Net classes*).

CheckSelectCancelApply

DRC (default \*)

FileLayersClearanceDistanceSizesAnnular RingShapesSupplyMasksMisc



	Min	%	Max
Stop	4mil	100	4mil
Cream	0mil	0	0mil
Limit	0mil		



**Mask** values are defined in percent of the smaller dimension of smds, pads and vias (limited by **Min** and **Max**).



**Stop** masks are generated for smds, pads and those vias that have a drill diameter that exceeds **Limit**.


**Cream** masks are generated for smds only.

CheckSelectCancelApply


# SCHEMATIC:











# EASY EDA










NO ERRORS DETECTED!



SOURCE IS ATTACHED ON THE SOURCE\_TEAM12 FOLDER

THANK YOU!