

Unit-04 Computer organization & Architecture

Main memory & its types

Main memory is situated b/w the CPU & secondary memory/hard disk.

Main Memory

- RAM (random access memory)
- volatile (till power supply is ON) → ROM (read only memory)
- R/W memory → Non-volatile
- Access method Random → only for read
- Writing data is faster → Access method Random
- Writing data is slower

RAM are of two types :-

① SRAM :-

- Static RAM
- called static RAM bcoz data retain (does not change) till the power is ON.
- uses flip flop as memory cell. (1 bit storage)
- size of memory cell is larger.
- flip-flop stores "0" & "1"
- Memory density (memory cell/area) is low.
so access time is less.
- faster
- costlier
- used in cache memory

② DRAM :-

- Dynamic RAM
- Called dynamic bcoz data changes in the presence of "power" also.
- uses capacitors as memory cell.
- size of memory cell is smaller.
- presence of electric charge on capacitors show "1" and absence shows "0".

→ Due to natural tendency of charge decay on capacitors, the data "1" because "0" often electric charge delay below threshold level.

→ Memory density is high so access time is high.

→ Slower & cheaper.

→ used as primary memory.

ROM types :- chip is used in ROM to write data.

(1) PROM :- (1) Programmable ROM.

(2) One time programmable by user.

(3) Data once written cannot be erased.

(2) EPROM :- (1) Erasable ROM.

(2) Multitime programmable by user.

(3) Data once written can be erased by UV ray.

(4) Whole chip is erased ~~not~~ written again.

(5) If error, complete chip need to be rewrite again.

(6) More time in programming.

(3) EEROM :- (1) Electrical EPROM.

(2) Multitime programmable by user.

(3) Data once written can be erased using electrical signal.

(4) Byte or block level erasing & written again.

(5) Less time in programming.

(4) Flash memory :- (1) Similar to EEPROM.

(2) Multitime programmable by user.

(3) Data once written can be erased using electrical signal.

(4) Bit level erasing & written again.

(5) ~~not~~ Superfast in programming.

(i) \rightarrow address lines
 (ii) \rightarrow every address bits
 (iii) \rightarrow memory location
 A computer employs RAM chips of 256×8 and ROM chips of 1024×8 . The computer system needs 2K bytes of RAM, 4K bytes of ROM & four Interface units, each with 4 registers. A memory mapped I/O configuration is used. The 2 highest order bits of the address bus are assigned 00 for RAM, 01 for ROM & 10 for interface register. How many RAM & ROM chips are needed.


- (i) How many RAM & ROM chips are needed.
 (ii) Draw the memory address map for the system.
 (iii) Give the address range in hexadecimal for RAM, ROM & I/O interface.


$$\begin{aligned}
 \text{NO. of RAM chips} &= \frac{\text{Total RAM size}}{\text{One RAM size}} \\
 &= \frac{2 \text{ K bytes}}{256 \times 8} \quad 1 \text{ byte} = 8 \text{ bits} \\
 &= \frac{2 \text{ K} \times 8}{256 \times 8} = \frac{2 \text{ K}}{256} = \frac{2^1 \times 2^{10}}{256} \\
 &= \frac{2^1}{2^8} = 2^{1-8} = 2^3
 \end{aligned}$$

$$\text{ROM chips} = \frac{\text{Total ROM size}}{\text{One ROM size}}$$

$$\begin{aligned}
 &= \frac{4 \text{ K bytes}}{1024 \times 8} = \frac{4 \text{ K} \times 8}{1024 \times 8} = \frac{4 \text{ K}}{1024} = \frac{4 \times 2^{10}}{2^{10}}
 \end{aligned}$$

$$= 4 \text{ ROM chips}$$





AD_y Register

AD₄ Register 16

No. of I/O Interface register = $4 \times 4 = 16$ registers

(iii) + (iv) Memory address map

~~In hexadecimal~~

RAM

Start address 0000000000000000

ROM ← start address 01 00 00 00 00 00 00 00
END address 01 00 11 11 11 11 11 11

ROM ← END address 01 00 1111111111
 I/O ← Start address 100000010 0000000000000000

END address 10 000 000 0000 1111

- Ques
- (a) How many 128x8 RAM chips are needed to provide a memory capacity of 2048 bytes.
 - (b) How many lines of the address bus must be used to access 2048 bytes of memory? How many of these lines will be common to all chips?
 - (c) How many lines must be decoded for chip select?
 - (d) Specify the size of decoder?
- No. of RAM chips = $\frac{\text{Total RAM chips}}{\text{One RAM size}}$

$$= \frac{2048 \times 8}{128 \times 8} = \frac{2048}{128} = \frac{2^7}{2^7} = 2^4 = 16 \text{ chips}$$

- (e) No. of address lines to access 2048 bytes of memory?
- $$\begin{aligned} &= 2048 \text{ bytes} \\ &= 2048 \times 8 \rightarrow \text{data lines} \\ &= 2^{11} \rightarrow \text{No. of address lines (bits)} \\ &= 11 \end{aligned}$$

(f) No. of common address lines

$$\begin{aligned} &= \text{No. of address lines in one chip} \\ &= 128 \times 8 \\ &= 2^7 \rightarrow \text{No. of common address lines} \end{aligned}$$

(g) 4 for decoder = $11 - 7 = 4$ decoder lines
decoder size

$$\text{No. of RAM chips} = 16$$

$$\text{decoder size} = 4 \times 16$$

$$\text{No. of decoded lines} = 4$$

- Ques
- A computer system employs 128x8 of RAM chips, 512x8 chips of ROM. The system needs total of 512 bytes of RAM & 512 bytes of ROM. RAM, ROM chips & draw the address map?

Ans (i) NO. OF RAM CHIPS, TOTAL RAM SIZE

ONE RAM size

$$\frac{312 \times 8}{128 \times 8} = 4 \text{ RAM chips}$$

$$\text{NO. OF ROM CHIPS} = \frac{512 \times 8}{512 \times 8} = 1 \text{ ROM chip}$$

(gii)

Memory address map :-

specify the pictorial way to represent address range of various RAM, ROM chips


2 ^{128x8} → 10 address lines used for RAM chips	Address Range (first - last) address	Address lines 16 15 14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 E 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Decoder
RAM ₁	00 0000 - 01 FF	0 0 0 0 0 0 0 0 0 1 XXXXXXXX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
RAM ₂	00 80 - 00 FF	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
RAM ₃	00 0100 - 01 7F	0 0 0 0 0 0 0 0 1 0 XXXXXXXX 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 F 0 0 0 0 0 0 0 1 0 1 1 1 1 1 1
RAM ₄	01 80 - 01 FF	0 0 0 0 0 0 0 1 1 XXXXXXXX 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 F 0 0 0 0 0 0 1 1 0 1 1 1 1 1 1
ROM	02 00 - 03 FF	0 0 0 0 0 0 1 XXXXXXXX 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 F 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1

Ques A computer employs RAM chips of 256x8 and ROM chips, of 1024x8. The computer system needs 2K bytes of RAM, 4K bytes of ROM and four interface units, each with 4 Kbytes.

- 2D RAM :-
- ① In 2D RAM organization, a RAM of $2^n \times m$ consisting 2^n memory words of m bits each.
 - ② It has a row select decoder of size $n \times 2^n$ to select 1 out of 2^n memory words.
 - ③ In 2D RAM organization, each word (memory words) have m columns (1 column for each individual bit).
 - ④ In 2D RAM organization, hardware is fixed.
 - ⑤ It requires more no. of logic gates.
 - ⑥ 2D RAM is more complex.

Organization of 32×4 2D RAM

$$= 2^5 \times 4$$




- 2.5D RAM :-
- ① In 2.5D RAM organization, the no. of address lines are divided into approximately equal parts, one for row select decoder & another for column select decoder.

② In 2.5D RAM, hardware is variable.

③ It requires less logic gates.

④ 2.5D RAM is less complex.

$(32) \times 4$ 2.5D RAM
2⁵




Locality of reference in cache memory

Locality of reference :- also known as principle of locality.

→ Locality of reference is the tendency of a processor to access data and instruction from a certain localized area of ~~local~~ memory.

The locality of reference is also of two types in
Spatial locality :- If an item is accessed in memory then items with nearby address will tend to be referenced next. (Referencing instruction in sequence).

(1) Temporal locality :- If an item is accessed in memory, then same item will tend to be referenced again in near future. (Referencing instruction in a loop).



"Cache memory mapping" ~~means~~ means how data is copied (mapped) from main memory to cache memory.

Mapping Techniques :-


→ Direct mapping :- In this mapping, main memory blocks are copied to a fixed block of cache memory, but one at a time.

Let Cache memory block no. = C_b

Main memory block no. = m_m

No. of block in cache = c

No. of block in main memory = m



$$\text{Cache memory block no.} = (\text{main memory}) \bmod (\text{No. of block no.})$$

$$C_b = \frac{m_m}{c} \bmod c$$

$$\text{Main memory size} = 512 \times 8$$

$$\text{Cache memory size} = 64 \times 8$$

$$\text{Block size} = 4 \text{ words}$$

$$\text{No. of main memory} = \frac{\text{Total main memory words}}{\text{block size}}$$

$$= \frac{512}{4} = 128 \text{ blocks}$$

$$\text{No. of cache memory} = \frac{\text{Total cache memory words}}{\text{block size}}$$

$$= \frac{64}{4} = 16 \text{ blocks}$$

$$\text{Cache memory block no. } (C_b) = 0 \bmod 16$$

$$48 \bmod 16 = 0$$

gives remainder

$$= 16 \bmod 16 = 0$$

$$= 32 \bmod 16 = 0$$

$$= 48 \bmod 16 = 0$$

$$= 17 \bmod 16 = 1$$

$$= 33 \bmod 16 = 1$$

No. of main memory blocks in

$$\text{One block of cache} = \frac{\text{No. of main memory blocks}}{\text{No. of cache memory blocks}}$$


$$= \frac{128}{16} = 8$$

$$\text{block size} = 2^{2 \text{ bits}}$$

$$\text{main memory size} = 512 \times 8 \text{ words}$$

$$\text{main memory address} = 512 = 2^9$$

$$= 9 \text{ bits}$$



$$\text{Index bits} = \text{block} + \text{word bits}$$

$$= 6 \text{ bits}$$

$$\text{Cache memory word length} = \text{block size bits} + \text{tag bits}$$


$$= 8 \text{ bits} + 3 \text{ bits}$$

$$= 11 \text{ bits}$$

Ques A digital computer has a memory unit of $64K \times 16$ and a cache memory of 1K words. The cache uses "Direct memory" with a block size of 4 words.

(a) How many bits are there in the tag, index, block and word field of address format.

- (b) How many bits are there in each words of cache, and how are they divided into functions & include a valid bit.
 (c) How many blocks can the cache accommodate?



block size of cache memory \times Total cache memory word block size

$$= \frac{1K}{4} = \frac{1 \times 1024}{4} = 256 \text{ blocks}$$

$$\text{block size of main memory} = \frac{64K}{4} = 16K = 16 \times 1024 \\ = 16384$$

$$\text{tag} = \frac{\text{No. of main memory block}}{\text{No. of cache memory block}} \\ = \frac{16 \times 1024}{256} = 64 = 2^6 \Rightarrow \text{bits}$$

No. of tag bits = 6


$$256 \text{ blocks in cache} = 2^8 \Rightarrow 8 \text{ bits}$$

$$\text{block bits} = 8 \text{ bits}$$

$$\text{Index bits} = 8 \text{ bits} + 2 \text{ bits} \Rightarrow \text{Address bits} = 16 \text{ bits} \\ = 10 \text{ bits}$$

Verify main memory

$$= 64K \\ = 2^6 \times 2^{10} \\ = 2^{16} \Rightarrow \text{bits}$$



256 blocks

* Associative Technique :-

In associative mapping, main memory blocks are copied into any block of cache memory.

$$\text{Net main memory size} = \frac{512 \times 8}{\substack{\text{Word} \\ \text{word size}}} = 128 \text{ words}$$

$$\text{Cache memory size} = \frac{64 \times 8}{\substack{\text{Word} \\ \text{word size}}} = 16 \text{ words}$$

$$\text{Block size} = 4 \text{ words}$$


$$\text{No. of main memory blocks} = \frac{512}{4} = 128 \text{ blocks}$$

$$\text{No. of cache memory blocks} = \frac{64}{4} = 16 \text{ blocks}$$


$$\text{No. of main memory blocks in one block of cache} = 128 = 2^7$$

$$\text{Main memory size} = \frac{512 \times 8}{\substack{\text{Words} \\ \text{word size}}} = 2^9$$

$$\text{main memory address bits} = 9 \text{ bits}$$




Main memory address



Associative memory

- (1) An associative memory is also called content addressable memory (CAM).
- (2) This type of memory is accessed simultaneously and in parallel of data content rather than by specific address on location.
- (3) (i) When a word is written in associative memory, no address is given.
- (ii) The memory is capable of finding an empty unused location to store the word.
- (4) When a word is to be read from an associative memory, then the content of the word or part of the word is specified.
- (5) The memory locates all words that match the specified content and marks ^{them} for reading.
- (6) It takes relatively less time to find an item based on content rather than by an address & Expensive

Block diagram



Associative memory

$$A = 10111100$$


$$K = 111000000$$

$$W_1 = 10111100 \quad (\text{NO match})$$

$$W_2 = 10100001 \quad (\text{Match})$$

Cell structure & Match logic
In Associative memory

* Cell structure :-



- ① The equality of two bits can be expressed logically using :-

$$x_j^i = A_j F_{ij} + A_j' F_{ij}'$$

If the bits are equal, $x_j^i = 1$

If the bits are not equal $x_j^i = 0$

② $W_i^i = F_{i1}^i F_{i2}^i F_{i3}^i \dots F_{ij}^i \dots F_{in}^i$

$$M_i^i = x_1 x_2 \dots x_n = 1$$

③ $A = 10111100$

$$K = 1110000000$$

Would 1 100111100 0 (NO Match)

Would 2 101000001 1 (Match)

④ If $K_j^i = 0$, then A_j^i & F_{ij}^i needs no comparison


If $K_j^i = 1$, then A_j^i and F_{ij}^i are compared

So, $M_i^i = (x_1^i + K_1^i) (x_2^i + K_2^i) \dots (x_n^i + K_n^i)$

so the general function for match logic is

$$M_i = \sum_{j=1}^n (x_{ij} + k_{ij}')$$

$$M_i = \sum_{j=1}^n (A_j x_{ij} + A_j' F_{ij} + k_{ij}')$$



Match logic of one word of associative memory

Mapping Technique :-

③ Set associative Mapping :- It is a direct mapping & associative mapping.

Set associative = Direct + Associative mapping

In this cache memory is divided into sets :-

Set = group of blocks

Block = group of words.

Cache memory set NO. = $(\text{Main memory}) \bmod (\frac{\text{block NO.}}{\text{cache memory}})$

No. of sets in cache memory = $\frac{\text{No. of cache memory blocks}}{\text{set size}}$

Set size = 2 (Two way set of associative)

Block size = 4 words

Main memory size = 512×8


Cache memory size = 64×8

No. of main memory blocks = $\frac{512}{4} = 128$ blocks

No. of cache memory = $\frac{64}{4} = 16$ blocks


No. of sets in cache memory = $\frac{16}{2} = 8$ sets = 2³
8 bits
of sets

$$\begin{aligned}\text{Cache memory set no.} &= 0 \bmod 8 = 0 \\ &= 8 \bmod 8 = 0 \\ &= 24 \bmod 8 = 0\end{aligned}$$



$$\begin{aligned}\text{No. of main memory blocks} &= \frac{\text{Main memory block}}{\text{Cache memory block}} \\ \text{in one set of cache} &= \frac{128}{16} = 8 \\ (\text{2 at a time}) &= 8\end{aligned}$$

B



$$\begin{aligned}\text{Main memory address bits} &= 9 \text{ bits} \\ 512 &= 2^9 \rightarrow 9 \text{ bits}\end{aligned}$$

4 word = $2^{2 \rightarrow 2 \text{ bits}}$

Ques

A two-way set-associative cache memory uses blocks of four words. The cache can accommodate a total of 2048 words of main memory. The main memory size is $128 \text{ K} \times 32$.

⑥ formulate all pertinent info. required to construct the cache memory.

⑥ what is the size of cache memory = $\frac{\text{NO. of words} \times \text{word length}}{2^{\text{index bits}}}$

$$\text{set size} = 2$$

$$\text{BLOCK size} = 4$$

$$\text{NO. of cache memory blocks} = \frac{2048}{4} = 512 \text{ blocks}$$

$$\text{NO. of main memory blocks} = \frac{128 \text{ K} \times 32}{4} = 32 \text{ K}$$

$$\text{NO. of cache memory sets} = \frac{512}{2} = 256 \text{ sets}$$

① tag = $\frac{\text{main memory block}}{\text{cache memory sets}} = \frac{32 \text{ K}}{256} = 128$

~~$\frac{32 \text{ K}}{512} = 32 \text{ K}$~~

$= 2^7 = 7 \text{ bits}$


sets = NO. of sets in cache

$$= 256 = 2^8 = 8 \text{ bits}$$

words = 4 = $2^2 \rightarrow 2 \text{ bits}$

Index = $8 + 2 \text{ bits} = 10 \text{ bits}$

7 bits 32 bits 7 bits 32 bits = 78 bits = word length $\frac{32}{7} - 1$




Cache size = 1024×78

(78)


Before Write back After

$$x=100 \quad \text{CPU} \quad x=x+200$$



Write through After

$$\text{CPU} \quad x=x+200$$



When use of x is over in
memory than main memory variable
 x is updated

consistent but
waste of time of
changing the value
of main memory

Write back

① Data is updated in cache memory.

② Simple method to implement.

③ When a cache block is not required then selected cache block is written back to main memory to update the main memory.

commonly used method.

Unreliable method

No data redundancy.

NO wastage of time as data update occurs only in cache memory.

Write through

④ Data is updated in both cache & main memory.

⑤ Complex method to implement.

⑥ When cache block is not required, there is no need to written back to main memory.

⑦ Unpopular method.

⑧ Reliable method.

⑨ Data redundancy.

⑩ Wastage of time as each data updates both in cache & main memory.

Virtual Memory

It is a concept that gives an illusion to the user that he has sufficient memory to execute any application/program of any size.

① Virtual memory allows a no. of applications having total size more than the main memory size, to run at the same time.

② Virtual memory is a simulated memory that is written to a file on the hard drive. This file is called page file or swap file. It is used by operating system to simulate physical RAM by using hard disk space.

- (3) In Windows 1.0, 2.0 versions there was no virtual memory, so we were not able to run a no. of applications due to run out of RAM space.
- (4) However from Windows 3.0 onwards, concept of virtual memory was introduced.
- (5) To implement it, a portion of hard drive is reserved by the system. This portion can be either a file or a separate partition. In windows, it uses a file called pagefile.sys. In linux, a separate partition is used for virtual memory.
- (6) When the system needs more memory, it maps some of its memory address out to the hard disk. This extra memory does not actually exist in the RAM, it is the storage space on the disk drive.
- (7) The more RAM (main memory) your computer has, the faster your programs will run.
- (8) If lack of RAM is slowing our computer, then we can increase virtual memory to compensate. However, adding more RAM gives high speed rather than virtual memory because it takes more time to swap data from hard disk than from RAM.

^{for windows 10}
Initial virtual memory size = $1.5 \times \text{RAM size}$
 $= 1.5 \times 4\text{GB} = 6\text{GB}$


Max. = $3 \times \text{Initial size} = 6\text{GB} \times 3 = 18\text{GB}$

- * Virtual address (logical address) :- Each address in virtual memory is called virtual address.
- * Address space :- set of all virtual addresses.
- * Memory address (physical address) :- Each address in main memory.

Memory space :- The set of all memory address.

Swapping :- Swapping is a mechanism in which a process temporarily moved out from main memory to secondary storage (disk) and another process moved in from secondary storage (disk) to main memory. After some time, the first process again brought back to main memory.

Address mapping :- Address mapping specify how to convert virtual address to memory address.



Page :- Virtual memory is divided into equal size of groups. Each group is called page.

- ① Virtual memory (address space) is a group of page.
- ② Each page consists of a no. of words called page size.

Let virtual memory size (address space) = 8K words
page size = 12K words = block size

Block (frame) :- Main memory is divided into equal size of groups. Each group is called block (frame).

- ① Main memory (memory spaces) is a group of blocks.
- ② Each block (frame) consists of a no. of words called block size.


$$\boxed{\text{page size} = \text{block size}}$$

- (b) No. of pages = address space size
page size
- (c) No. of blocks = memory space size
block size
- (d) Virtual address bits = n
~~address space = 2^n~~
- (e) memory address bits = m
memory space = 2^m

Address mapping using paging

Page size = 2K words = block size

$$\text{No. of pages} = \frac{8K}{2K} = 4$$



A virtual memory system has a page size of 1K words. There are 8 pages and 4 blocks. The associative memory page table contains the following entries :-

Page	Block
0	3
1	1
4	2
6	0

Make a list of all virtual addresses (in decimal) that will cause a page fault if used by the processor.

Ans

		Page 0 ✓	71Kwords	Page	Virtual address (decimal)
+1023	[1023]	Page 1 ✓		Page 2	2048 - 3071
+1023	[1024]	Page 1 ✓		Page 3	3072 - 4095
+1023	[2047]	Page 2 ✗		Page 5	5120 - 6143
+1023	[3071]	Page 3 ✗		Page 7	7168 - 8191
+1023	[8072]	Page 4 ✓			<u>-Ans</u>
+1023	[4095]	Page 5 ✗			
+1023	[5119]	Page 6 ✓			
+1023	[5120]	Page 7 ✗			
+1023	[6143]				
+1023	[6144]				
+1023	[7167]				
+1023	[7168]				
+1023	[8191]				

virtual memory

Segmented Paging :-

Page fault occurs when a process attempts to access memory in virtual address space that it does not own.

Segmented Paging :- In this, the virtual memory is first divided into ~~page~~ segments, which are further divided into page, pages are further divided into words.

Segments :- ① can be subroutine, array of data, table of symbols, stack or main program.

② Each segment is a group of pages.

③ Each page is a group of words.

Address Mapping

virtual address

Main memory

2 | 3 | 1

S = Segment no.

P = Page no.

W = Word no.

S = Base Address (B.A.)

3 = P.N.O. BLOCK N.V. / B.N.O.

0	10
1	30
2	70
3	125

70

70	3
71	2
72	1
73	4

Page table

BLOCK0
BLOCK1
BLOCK2
BLOCK3
BLOCK4

Main memory

page fault :- when we require a particular page & that particular page is not available

Page No.
Date

BA → Base address (starting address)

The logical address space of a computer system consists of 128 segments. Each segment consists of 32 pages of 4K words in each. Physical memory consists of 4K blocks of 4K words in each. Formulate the logical & physical address formats.

$$\text{No. of segments} = 128$$

2⁷

$$\text{No. of pages in each segments} = 32$$


= 2⁵

$$\text{No. of words in each pages} = 4K$$

$$= 2^2 \times 2^{10}$$


$$= 2^{12}$$

7 bits 5 bits 12 bits



Logical address format

12 bits 12 bits



$$\text{No. of blocks} =$$

$$4K$$

$$= 4 \times 2^{10}$$

$$= 2^{12}$$

Physical address

$$\text{No. of words} =$$

$$4K$$

$$= 2^{12}$$

page replacement algorithm in memory organization :-

① FIFO (first in first out) :- page comes first in main memory will be moved out first.

page reference :-

Main memory is initially empty

-:- page fault occurs

4	2	0	1	2	6	1	4	0	1	0	2	3	5	7
4	2	4	4		6		6			6	6	5	5	
	2	2	2		2		4			4	4	4	7	
	0	0	0		0		0			2	2	2	2	
					1		1			1	3	3	2	

$$\text{No. of page fault} = 10$$

Assume :-

Virtual ~~address~~ space = 8K words

$$\text{No. of pages} = \frac{8K}{1K} = 8 \text{ pages}$$

Main memory space = 4K words

page size = block size = 1K

$$\text{No. of blocks} = \frac{4K}{1K} = 4 \text{ blocks}$$

② LRU :- Least recently used algorithm
Replace the page that has been used least recently.

Page sequence :-

4	2	0	1	2	6	1	4	0	1	0	2	3	5	7
4	4	4	4		6		6	6		2	2	2	2	
.	2	2	2	2			8	2	6		0	0	0	7
.	0	0	0		4		4		4		3	3	3	
.	1	1	1	1	1		1	1	1	1	5	5	5	

No. of block = 4

No. of page fault = 11

Auxiliary memory

* Magnetic Tape :-

- ① Coated strip of plastic on which data can be recorded.
- ② Data is stored permanently & non-volatile in nature.
- ③ Made up of mylar (plastic material) coated only one side with magnetic material.

Characteristics :- ① Read/Write head.

② Erase head erases previous data.



③ Based on sequence access of data.

④ Primarily used for backup.

- Disadvantage :-
- ① Magnetic material is coated on only one side therefore when magnetic material reaches it does not able to read/write head.
 - ② As it is made up of plastic it is fragile and hence it can easily be damaged.
 - ③ ~~Sequence~~ Access of data.

Advantage :-

- ① Strength & durability
- ② ~~Fast~~ High capacity storage
- ③ Data security
- ④ Inexpensive.
- ⑤ Simple.



- ① Each track has sectors, the data is first stored in first track sectors then move to the another track. Two adjacent sectors are known as cluster.

Optical Disk

CD / DVD's

CD (compact disk)

- ① ~~read only~~ consists of one effective layer.
- ② Has less capacity of data storage.

③ The CD's metal or recording layer is located on the top of the disk.

④ The CD is around 1.2mm thick.

⑤ Numerical aperture = 0.45

DVD (digital video disc)

- ① Data can't be changed but it has more capacity of two reflective layers.
- ② Have more capacity of data storage.
- ③ The metal layer or recording layer is located in the middle of the disk.

④ thickness = 0.6mm

⑤ 0.6

