

NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING
CYCLE TEST -I

Subject Code/ Name: CSPC34/ Computer Organization
Marks: 20

Date: 21 / 09 / 2022
Time: 11:00 AM - 12:00 PM

196121002

Answer all the Questions

1. List out and discuss briefly the eight great ideas invented by computer architects. (3)
2. Translate the following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$s6 and \$s7, respectively. Assume that the elements of the arrays A and B are 4-byte words. (4)

```
while (f==g) A[f] = B[f] + h
```
3. For the register values shown above, what is the value of \$t2 for the following sequence of instructions? Assume \$t0 as holding the value 0xABCDEF00 (2)

```
srl $t2, $t0, 4  
andi $t2, $t2, 0xEEEF
```
4. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 3.5 GHz and CPIs of 1, 2, <last digit of your roll no>, and 3, and P2 with a clock rate of 3 GHz and CPIs of 1, <second largest digit of your full roll no>, 3, and 2.
Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 20% class A, 30% class B, 40% class C, and 10% class D, which implementation is faster? (4)
 - i. What is the global CPI for each implementation?
 - ii. Find the clock cycles required in both cases.
5. What are Pseudoinstructions? Why are they used? Give two examples. (2)
6. Provide the type, assembly language instruction, and binary representation of the instruction described by the MIPS fields: op=0x43, rs=4, rt = 3, constant = 0x55. Explain your answer. (2)
7. Distinguish between server computers and super computers. (2)
8. What are the different kinds of branch instructions in the MIPS ISA? (1)

0x43-0x43
00
0000 0011
0x3

op(31:26)								
28-26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
31-29								
0(000)	R-format	bit2/242					blaz	bltz
1(001)	add immediate						xorl	
2(010)	tlb							
3(011)								
4(100)							wr	
5(101)							swr	
6(110)								
7(111)								

op(31:26)=010000 (TLB), rs(25:21)								
23-21	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
25-24								
0(00)	tlb0		tlb1		tlb2		tlb3	
1(01)								
2(10)								
3(11)								

op(31:26)=000000 (R-format), funct(5:0)								
2-0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
5-3								
0(000)	lw logical		lw logical	sw	stlv		sriv	srav
1(001)	jump-register	jalr			syscall	break		
2(010)	mfl	mthl	mlc	mtlc				
3(011)	mult	multu	div	divu				
4(100)	add	addu	subtrac	subu	and	or	xor	mod or modl
5(101)			lwl	lwl				
6(110)								
7(111)								