1 Ch 1 stuff

- $\bullet \ [Speedup] = \frac{[Latency \ 1]}{[Latency \ 2]} = \frac{[Throughput \ 1]}{[Throughput \ 2]}$
- [Performance Improvement] = [Speedup] -1
- [Exec. Time] = [Instr. Count] \times [CPI] \times [Clock Speed]
- $[Performance] = [Execution Time]^{-1}$
- [Dynamic Power] \propto [Activity] \times [Capacitance] \times [Voltage] $^2 \times$ [Frequency]

2 ASM

- \bullet Calle saves f registers, caller saves everything else
- Stack grows down

.data

prompt: .asciiz "Ente...rs: \n"

exitMessage_p1: .asciiz "Word count: "

.text

3 Binary Stuff

Float

"But we're not dealing with real numbers, this is floating point baby!"

- Dec from Float: $(-1)^{[\text{Sign bit}]} \times (1 + [\text{Mantissa}]) \times 2^{([\text{Exponent Bits}] [\text{Bias}])}$
- Float from Dec: Convert to bin sci notation, 'sub

the bias

toget

in' to floating exponent land

- Dec to F32:
- \bullet Zero: "00000000" exponent, all zero mantissa, sign as usual
- Inf: "11111111" exponent, all zero mantissa, sign as usual

- NANs: "11111111" exponent, sign and mantissa "left to implementer's discretion"
- Subnorms: "00000000" exponent, then replace the leading 1 with a zero and continue as usual. Getting increasingly smaller but less precise

Exponent chart from jan masali:

binary string	decimal	exponent	value
00000000	0	2^{-128}	$\sim 2.94 \times 10^{-39}$
0000001	1	2^{-127}	$\sim 5.88 \times 10^{-39}$
0000010	2	2^{-126}	$\sim 1.16 \times 10^{-38}$
00000011	3	2^{-125}	$\sim 2.35 \times 10^{-38}$
01111101	125	2^{-3}	0.125
01111110	126	2-2	0.25
01111111	127	2-1	0.5
10000000	128	2^{0}	1
10000001	129	2^1	2
10000010	130	2^2	4
10000011	131	2^3	8
11111100	252	2^{124}	~21.3 undecillion
11111101	253	2^{125}	~42.5 undecillion
11111110	254	2^{126}	~85.1 undecillion
11111111	255	2 ¹²⁷	~170 undecillion

Demorgans and Boolean algebra

- Xors are 1 if there's an even number of 1s, 0 if an even number. Thus 'Parity'
- $\neg(A \lor B) = \neg(A) \land \neg(B)$
- $\neg(A \land B) = \neg(A) \lor \neg(B)$
- You can flip the operation and flip weather they're internally or externally negated.

4 FSM

Not that hard, just like, make sure all states and lines can be justified and are labeled.

5 Pipelining (oh god)

Usual steps of a 5 stage pipeline

- IF Instruction fetch 1 cycle, get next instruction from InstrMem or cache
- DR Data read from register
- AL ALU, does the computation
- DM Data memory:
- RW Read Write

Bypassing

• Point of production:

add, sub, etc: end of ALU

lw: end of DM - the mem it's reading into register

• Point of consumption:

add, sub, lw: start of ALU sw/lw \$1, 8(\$2): start of ALU for \$2

start of DM for \$1

6 Cache



• Offset and Index need the bits they need, tag gets the rest

Offset is for within the block

Index: which set we're referencing

- Tag array size = sets * ways * tagSize
- [Offset] = address%[block size in bytes]
- $[Index] = (address/[block size in bytes])\% log_2(Sets Count)$
- $[Tag] = address/([block size in bytes] * log_2([Sets Count]))$
- Tag bits: remaining bits
- Offset bits: depending on blocksize, determines what byte within the block is being referenced $\log_2(blocksize(B))Indexbits$: $determined by amount of sets log_2(set count)$
- Usually we write-allocate, briging a miss into cache. Read misses always bring block into cache

Usually we evict the least-recently used block

• Bit string: tag index offset

7 Spectre/Meltdown

- "Spectre refers to a whole family of potential weaknesses of which meltdown is just one" Computerphile video description
- These are the result of a combination of speculative execution and out of order execution
- Meltdown is a specific kernel memory exploit
- Need a: "lw \$t1, 0(secret); lw \$t2, \$t1" series of two instructions to leave footprints in cache

8 Virtual Memory

- Memory virtualised by the kernel, the program thinks it has a single uninterrupted area to work with
- Programs have a pagetable, which is a list of how virtual pages are mapped to physical pages in memory
- Page table translations are mostly done via the Translation Lookaside Buffer, which falls back to the pagetable

9 Multiprocessor Design

- Each core has a cache, the LLC is shared
- TODO: Protocol descripions and examples of that chart

Cache Coherence Protocls

- Directory-based: A single location (directory) keeps track of the sharing status of a block of memory
- Snooping: Every cache block is accompanied by the sharing status of that block all cache controllers monitor the shared bus so they can update the sharing status of the block, if necessary
- Write invalidate: a processor gains exclusive access of a block before writing by invalidating all other copies
- Write-update: when a process or writes, it updates other shared copies of that block

Locks

 Atomic exchange: simulatneous load and store operation, locks memory at the same moment it reads. – locks it while it transfers into register

MP exmaple

Request	Cache Hit/Miss	Request on the bus	Who responds	State in Cache 1	State in Cache 2	State in Cache 3	State in Cache 4
				Inv	Inv	Inv	Inv
P1: Rd X	Rd Miss	Rd X	Memory	S	Inv	Inv	Inv
P2: Rd X	Rd Miss	Rd X	Memory	S	S	Inv	Inv
P2: Wr X	Perms Miss	Upgrade X	No response. Other caches invalidate.	Inv	М	Inv	Inv
P3: Wr X	Wr Miss	Wr X	P2 responds	Inv	Inv	М	Inv
P3: Rd X	Rd Hit	-	-	Inv	Inv	M	Inv
P4: Rd X	Rd Miss	Rd X	P3 responds. Mem wrtbk	Inv	Inv	S	S

10 Basic structure of a GPU:

- many Single Instruction Multiple Thread cores, each with several warps and a warp scheduler. large cache
- Very quick to abandon the current project if it stalls and start work on the next minimal downtime, easy to context switch
- Each SIMT core has priavate L1 cache, large L2 shared by all cores. Each L2 bank services a subset of addresses
- The

11 Disk stuff:

- 1-12 platters (glass disks), 5-30k tracks (rings), 100-500 sectors, 512B/sector (circle around a track)
- Arm moving to correct track \Rightarrow seek time, 5-12ms, maybe less
- Rotational latency: time to rotate sector under head, usually 2ms
- Transfer time: time taken to transfer a block of bits out of disk, usually 3-65 MB/s
- Disk controller: maintains disk cache, sets up transfers.
- Mean time to Failure/Restore

Reliability MTTF

Availability: fraction of time service matches specs, MTTF / (MTTF + MTTR)

12 Raid types overview:

- Raid 0: No redundancy, stripes disks across drives to improve parallelism.
- Raid 1: Mirrors all disks, can sometimes increase read speed, highly redundant
- Raid 2: bit level striping, requires lockstep drives. Lots of parity drives
- Raid 3: byte level striping with dedicated parity disk. Highest sequential read speeds. Usually requires lockstep drives.
- Raid 4 and 5: block level striping, 4 has a dedicated parity disk, 5 distributes parity sections among drives.
- Raid 6: Same as raid 5, but has two parity blocks per stripe, again distributed among drives. Can work even after two drive failures. Technically raid 6 can have an arbitrary number of parity blocks added for increased redundancy.

3 and 4) together
side (columns
2. Fold bottom s
separate card
long perforation to
1. Pull al
"Green Card")
a Card (
Reference Data
MIPS

MIPS			0	A		ARI
mir 9	Ref	er	ence Data	Ą		N
CORE INSTRUCTI					OPCODE	Brar Brar
NAME, MNEMO		FOR MA			/ FUNCT (Hex)	Divi
Add	add	R	R[rd] = R[rs] + R[rt]		0 / 20 _{hex}	Div
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}	FP /
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}	Dou
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}	FP (
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}	FP (
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}	
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}	FP I
Branch On Not Equal		I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}	FP N FP N
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}	Dou
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}	FP S
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}	FP S
Load Byte Unsigned Load Halfword		I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)} R[rt]={16'b0,M[R[rs]	(2)	24 _{hex}	Loa
Unsigned	lhu	I	+SignExtImm](15:0)}	(2)	$25_{ m hex}$	Dou
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	$30_{ m hex}$	Mov
Load Upper Imm.	lui	I	R[rt] = {imm, 16'b0}		f_{hex}	Mov
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]	(2)		Mul
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}	Mul
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}	Shif Stor
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	dhex	Stor
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0 / 2a _{hex}	Dou
Set Less Than Imm.	slti	I	$R[rt] = (R[rs] \le SignExtImm)$?	:0(2)	a _{hex}	FLC
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b_{hex}	
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}	
Shift Left Logical	sll	R	$R[rd] = R[rt] \le shamt$		$0 / 00_{\mathrm{hex}}$	
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}	PSE
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}	
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 M[R[rs]+SignExtImm](15:0) =	(2,7)	38 _{hex}	
Store Halfword Store Word	sh	I	R[rt](15:0) $M[R[rs]+SignExtImm] = R[rt]$	(2)	29 _{hex} 2b _{hex}	
Subtract	sub	R	R[rd] = R[rs] - R[rt]		0 / 22 _{hex}	REC
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}	
	(2) Sign	nExt	se overflow exception fmm = { 16{immediate[15]}, imm	nediate	}	
	(4) Bra (5) Jun	nchA npAd	Imm = { 16{1b'0}, immediate } Addr = { 14{immediate[15]}, immediate = { PC+4[31:28], address, 2'	b0 }		
	(6) Ope	erand	s considered unsigned numbers (v	/s. 2's c	comp.)	
DACIO INICEDITO			est&set pair; R[rt] = 1 if pair aton	nc, 0 if	not atomic	
BASIC INSTRUCTI	_					
R opcode	16 25	-	rt rd shan	1t 6.5	funct	
I opcode	.0 23	- 21		diate		

ARITHMETIC CO	DE INIC	TDI	ICTION SET	<u></u>	OPCOD
ANTIHWETIC CO	ne iiva	inu	CTION SET		/ FMT /F
		FOR-			/ FUNC
NAME, MNEMO		MAT			(Hex)
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAd	dr (4)	11/8/1
Branch On FP False	bclf	FI	if(!FPcond)PC=PC+4+BranchAc	ldr(4)	11/8/0
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]		0///
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	(6)	0///
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]		11/10/
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$ ${F[ft],F[ft+1]}$		11/11/
FP Compare Single	C_X.S*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0		11/10/
FP Compare Double	c_x.d*	FR	$FPcond = ({F[fs],F[fs+1]}) op $ ${F[ft],F[ft+1]}) ? 1 :$	0	11/11/
* (x is eq, lt, c	orle) (op is	==, <, or <=) (y is 32, 3c, or 3e) F[fd] = F[fs] / F[ft]		
	div.s	FR			11/10/
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$		11/11/
Double		r.n.	{F[ft],F[ft+1]	}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]		11/10/
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]}$		11/11/
Double		ED	{F[ft],F[ft+1]	}	11/10/
FP Subtract Single FP Subtract	sub.s	FR	F[fd]=F[fs] - F[ft]		11/10/
Double	sub.d	FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\}$		11/11/
	lwc1	ī	{F[ft],F[ft+1]		21/ /
Load FP Single Load FP	IWCI	1	F[rt]=M[R[rs]+SignExtImm]		31//
Double	ldcl	I	F[rt]=M[R[rs]+SignExtImm]; F[rt+1]=M[R[rs]+SignExtImm+4	(2)	35//
Move From Hi	mfhi	R	R[rd] = Hi	")	0 ///
Move From Lo	mflo	R	R[rd] = Lo		0 ///
Move From Control		R	R[rd] = CR[rs]		10 /0/
Multiply	mult	R	{Hi,Lo} = R[rs] * R[rt]		0///
Multiply Unsigned		R	$\{Hi,Lo\} = R[rs] * R[rt]$	(6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	(0)	0//
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt]	(2)	39//
Store FP	DNCI		M[R[rs]+SignExtImm] = F[rt];	(2)	
Double	sdc1	I	M[R[rs]+SignExtImm+4] = F[rt+		3d//
FLOATING-POINT	T INSTE	RUCT	TION FORMATS		
FR opcode	f	int	ft fs fd		funct
31	26 25	2	1 20 16 15 11 10	6.5	
	f	int	ft imme	diate	
FI opcode					
FI opcode	26 25	2	1 20 16 15		
31			1 20 16 15		
PSEUDOINSTRU	CTION			ATION	J
PSEUDOINSTRU NAI	CTION ME		MNEMONIC OPER.		
PSEUDOINSTRU NAI Branch Less Tr	CTION ME nan		MNEMONIC OPER.	C = La	bel
PSEUDOINSTRU NAI Branch Less Th Branch Greater	CTION ME nan Than	SET	MNEMONIC OPER. blt if(R[rs] <r[rt]) bgt="" if(r[rs]="" p(="">R[rt]) P(</r[rt])>	C = Lal C = Lal	bel bel
PSEUDOINSTRU NAI Branch Less Tr	CTION ME nan Than nan or E	SET qual	MNEMONIC OPER. blt if(R[rs] <r[rt]) bgt="" if(r[rs]="" p(="">R[rt]) P(ble if(R[rs]<=R[rt]) I</r[rt])>	C = Lal C = Lal C = L	bel bel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat	CTION ME nan Than nan or Eo Than or	SET qual	MNEMONIC OPER. blt if(R[rs] <r[rt]) bgt="" if(r[rs]="" p6="">R[rt]) P6 ble if(R[rs]>=R[rt]) I1 li bge if(R[rs]>=R[rt]) [7 R[rd] = mmediat</r[rt])>	C = Lal C = Lal PC = L PC = L	bel bel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Greater	CTION ME nan Than nan or Eo Than or	SET qual	MNEMONIC OPER. blt if(R[rs] <r[rl]) bgt="" if(r[rs]="" p(="">R[rl]) P(ble if(R[rs]<-R[rl]) I al bge if(R[rs]>-R[rl]) I</r[rl])>	C = Lal C = Lal PC = L PC = L	bel bel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Greater Load Immediat Move	CTION ME nan Than nan or Eo Than or	SET qual Equa	MNEMONIC OPER. blt if(R[rs] <r[rt]) bgt="" if(r[rs]="" p6="">R[rt]) P6 ble if(R[rs]>=R[rt]) I1 li bge if(R[rs]>=R[rt]) [7 R[rd] = mmediat</r[rt])>	C = Lal C = Lal PC = L PC = L	bel bel abel
PSEUDOINSTRU NA Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME	CTION ME nan Than nan or Ea Than or e	gual Equa	MNEMONIC OPER	C = Lai C = Lai PC = L PC = L PC = L	bel bel abel abel
PSEUDOINSTRU ANA Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME NAME NI	CTION ME nan Than nan or E Than or e Than or e	qual Equa	MNEMONIC OPER	C = Lai C = Lai PC = L PC = L e	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME NAME NU \$zero	CTION ME nan Than nan or Ec Than or e E, NUM JMBER	qual Equal BER	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L C = L RVED.	bel bel abel abel
PSEUDOINSTRU ANA Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME NAME NI	CTION ME nan Than nan or E Than or e Than or e	qual Equal BER	MNEMONIC OPER	C = Lai C = Lai PC = L PC = L e	bel bel abel abel
PSEUDOINSTRU PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Lesa Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero Sat	CTION ME nan Than nan or Ec Than or e E, NUM JMBER 0	qual Equa BER The	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L e RVED.	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME NAME NU \$zero	CTION ME nan Than nan or Ec Than or e E, NUM JMBER	qual Equa BER The Ass	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L C = L RVED.	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero Sat Sv0-Sv1	CTION ME nan Than nan or Ec Than or e E, NUM JMBER 0	qual Equal BER The Ass Value	MNEMONIC OPER	C = Lal C = Lal C = Lal C = L C = L C = L C = L NO No	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero	CTION ME nan Than tan or Ec Than or ec E, NUM JMBER 0 1 2-3 4-7	The Ass	MNEMONIC OPER bit iffR[rs] <r[rd]) bgt="" iffr[rs]="" p(="">R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd]) P(il R[rd]>R[rd] = limediat move R[rd] = R[rs] (USE, CALL CONVENTION USE PRESE A Constant Value 0 embler Temporary uses for Function Results Expression Evaluation uments</r[rd])>	C = Lai C = Lai C = Lai C = L C = L C = L C = L RVED. CAL. No No	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Careter Brunch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU \$zero \$at \$v0-\$v1 \$a0-\$a3 \$50-\$x7	CTION ME tan Than tan or Ec Than or e E, NUM JMBER 0 1 2-3 4-7 8-15	The Ass Value and Arg Terr	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L C = L C = L RVED. CAL No No	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Creater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero Sat \$v0-\$v1 \$a0-\$a3 \$t0-\$a7 \$s0-\$a57	CTION ME to an Than than or Ec Than or Ec Than or E Than	SET qual Equal Equal Thee Ass Valuand Arg Terr Sav	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L C = L C = L NO No No No	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Greater Load Immediat Move REGISTER NAME NAME Nt \$zero \$at \$v0-\$v1 \$a0-\$a3 \$t0-\$t7 \$s0-\$s7 \$58-\$57	CTION ME nan Than nan or Edit Than or Edit T	BER Thee Ass Valuand Arg Ten Sav	MNEMONIC OPER	C = Lai C = Lai C = Lai C = L C = L C = L C = L C = L C = L C = L	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NI \$ 200-\$v1 \$ 300-\$v3 \$ 500-\$v7 \$ 500-\$v5 \$ 500-\$v	CTION ME han Than or Edition or E	BER The Ass Valu and Arg Ten Sav Ten Res	MNEMONIC OPER	CELAI	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero Sat Sv0-Sv1 Sa0-Sa3 Si0-St7 Ss0-Ss7 Si8-S90 Sk0-Sk1 Sgp	CTION ME nan or Ect Than or Ect NUM JMBER 0 1 2-3 4-7 8-15 16-23 24-25 26-27 28	gual Equal E	MNEMONIC OPER blt iffR[rs] <r[rd] bgt="" iffr[rs]="" p(="">R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd]) P(ill R[rd]>R[rd] = Immediat move R[rd] = R[rs] (USE, CALL CONVENTION USE PRESE A Constant Value 0 embler Temporary uses for Function Results Expression Evaluation uments upporaries et al. (Constant Value) o de d</r[rd]>	C = Lai C = Lai C = Lai C = L C = L C = L EVED. C AL No No No No Yes	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Careter Branch Greater Load Immediat Move REGISTER NAME NAME Nt \$zero \$at \$v0-\$v1 \$50-\$x1 \$50-\$x7 \$50-\$x6 \$50-\$x7 \$50-\$x6 \$50-\$x7 \$50-\$x6 \$50-\$x7 \$50-\$x6 \$50-\$x7 \$50-\$x7 \$50-\$x7 \$50-\$x7 \$50-\$x7	CTION ME nan Than an or E Than or e E, NUM JMBER 0 1 2-3 4-7 8-15 16-23 24-25 26-27 28 29	The Ass Valuand Arg Terr Res Glo Stace	MNEMONIC OPER blt iffR[rs] <r[rd] bgt="" iffr[rs]="" p(="">R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd] P(ble iffR[rs]) P(ble iffR[rs]>R[rs]) P(ble iffR[rs]) P(ble iffR[rs]>R[rs]) P</r[rd]>	CE = Lai CE	bel bel abel abel
PSEUDOINSTRU NAI Branch Less Th Branch Greater Branch Less Th Branch Greater Load Immediat Move REGISTER NAME NAME NU Szero Sat Sv0-Sv1 Sa0-Sa3 Si0-St7 Ss0-Ss7 Si8-S90 Sk0-Sk1 Sgp	CTION ME nan or Ect Than or Ect NUM JMBER 0 1 2-3 4-7 8-15 16-23 24-25 26-27 28	The Ass Valuand Arg Tem Savv Tem Res Glo Stac	MNEMONIC OPER blt iffR[rs] <r[rd] bgt="" iffr[rs]="" p(="">R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd]) P(ble iffR[rs]>R[rd]) P(ill R[rd]>R[rd] = Immediat move R[rd] = R[rs] (USE, CALL CONVENTION USE PRESE A Constant Value 0 embler Temporary uses for Function Results Expression Evaluation uments upporaries et al. (Constant Value) o de d</r[rd]>	C = Lai C = Lai C = Lai C = L C = L C = L EVED. C AL No No No No Yes	bel bel abel abel

31 Return Address

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

		CONVER	RSIC	N, A	SCII	SYMB	OLS		•	
		(2) MIPS			Deci-	Hexa-	ASCII	Deci-	Hexa-	
opcode	funct	funct	Bir	nary	mal	deci-	Ciiai-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)				mal	acter		mal	acter
(1)	sll	add.f		0000	0	0	NUL	64	40	(a)
		sub.f		0001	1	1	SOH	65	41	A
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	С
beq	sllv	sqrt.f		0100	4	4	EOT	68	44	D
bne		abs.f		0101	5	5	ENQ	69	45	E
blez	srlv	mov.f		0110	6	6	ACK	70	46	F
bgtz	srav	neg.f		0111	7 8	7	BEL	71	47	G
addi	jr			1000		8	BS	72	48	H
addiu	jalr			1001	9 10	9	HT LF	73	49 4a	I J
sltiu	movz			1010 1011	11	a	VT	75	4a 4b	K
andi	syscall	round.w.f		1100	12	b c	FF	76	40 4c	L
ori	break	trunc.w.f		1101	13	d	CR	77	4d	M
xori	Dreak	ceil.w.f		1110	14	e	SO	78	4e	N
lui	sync	floor.w.f		1111	15	f	SI	79	4f	O
-41	mfhi	11001.W.J		0000	16	10	DLE	80	50	P
(2)	mthi			0000	17	11	DC1	81	51	Ó
(-)	mflo	movz.f		0010	18	12	DC2	82	52	Ř
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20	14	DC4	84	54	T
				0101	21	15	NAK	85	55	Û
			01	0110	22	16	SYN	86	56	V
				0111	23	17	ETB	87	57	W
	mult			1000	24	18	CAN	88	58	X
	multu		01	1001	25	19	EM	89	59	Y
	div		01	1010	26	1a	SUB	90	5a	Z
	divu		01	1011	27	1b	ESC	91	5b	[
			01	1100	28	1c	FS	92	5c	- /
				1101	29	1d	GS	93	5d	j
			01	1110	30	1e	RS	94	5e	^
				1111	31	1f	US	95	5f	
lb	add	cvt.s.f		0000	32	20	Space	96	60	
lh	addu	cvt.d.f		0001	33	21	!	97	61	a
lwl	sub			0010	34	22		98	62	b
lw	subu			0011	35	23	#	99	63	С
lbu	and	cvt.w.f		0100	36	24	S	100	64	d
lhu	or			0101	37	25	%	101	65	e
lwr	xor			0110	38 39	26	&	102	66	f
	nor			0111		27		103	67	g
sb sh				1000 1001	40 41	28 29	(104 105	68 69	h i
sn swl	slt			1001	41	29 2a)	105	69 6a	j
SWI	sltu			1010	42	2b	+	107	6b	J k
o W	oltu			1100	43	2c		107	6c	1 K
				1101	45	2d	,	109	6d	m
swr				1110	46	2e	-	110	6e	n
cache				1111	47	2f	,	111	6f	0
11	tge	c.f.f		0000	48	30	Ó	1112	70	р
lwcl	tgeu	c.un.f		0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f		0010	50	32	2	114	72	r
pref	tltu	c.ueq.f		0011	51	33	3	115	73	s
	teq	c.olt.f		0100	52	34	4	116	74	t
ldcl		c.ult.f		0101	53	35	5	117	75	u
ldc2	tne	c.ole.f		0110	54	36	6	118	76	v
		c.ule.f		0111	55	37	7	119	77	w
sc		c.sf.f	11	1000	56	38	8	120	78	Х
swcl		c.ngle.f		1001	57	39	9	121	79	у
swc2		c.seq.f		1010	58	3a	:	122	7a	z
		c.ngl.f	11	1011	59	3b	;	123	7b	{
		c.lt.f		1100	60	3с	<	124	7c	
		c.nge.f	111	1101	61	3d	=	125	7d)
sdcl										
sdc1 sdc2		c.le.f c.ngt.f	11	1110 1111	62 63	3e 3f	> ?	126 127	7e 7f	~ DEL

(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21)==16_{ten} (10_{hex}) f= s (single); if fmt(25:21)==17_{ten} (11_{hex}) f = d (double)

IEEE 754 FLOATING-POINT STANDARD

3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double

ngle Precision and					MAX	≠0	NaN	_	
	Precision Formats: S.P. MAX = 255, D.P. MAX							7	
	S	Exponent			Fraction				
	31	30 23	22				0		
	S	Exponent			Fraction				
	- (2	(3	C2 C1				-		

IEEE 754 Symbols

Exponent Fraction Object

1 to MAX - 1 anything ± Fl. Pt. Num.

MAX 0 ±∞

≠0 ± Denorm

±∞

2. Fold bottom side (columns 3 and 4) together

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card

MEMORY ALLOCATION STACK FRAME \$sp - 7fff fffcher Memory Addresses Argument 6 Argument 5 \$fp ___ Saved Registers \$gp →1000 8000_{hex} Grows Static Data Local Variables 1000 0000_{hex} Text Lower Memory Addresses pc →0040 0000_{hex}

DATA ALIGNMENT

•	712101111211										
	Double Word										
		Wo	rd		Word						
	Halfword		Halfword		Halfword		Halfword				
	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte			

1 2 3 4 5 6 7 Value of three least significant bits of byte address (Big Endian)

Reserved



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

Ξ	CEPTIC	ON CC	DES			
	Number	Name		Number	Name	Cause of Exception
	0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
	4	AdEL	Address Error Exception	10	RI	Reserved Instruction
	7	Aull	(load or instruction fetch)		ICI	Exception
	- 5	AdES	Address Error Exception	11	CpU	Coprocessor
	,		(store)	11	СРО	Unimplemented
	6	IBE	Bus Error on	12	Ov	Arithmetic Overflow
	0		Instruction Fetch	12	Ov	Exception
	7	DBE	Bus Error on	13	Tr	Trap
	l ′	DDE	Load or Store	1.5		•
	8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

	SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
	10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki
	10 ⁶	Mega-	M	220	Mebi-	Mi
	10 ⁹	Giga-	G	230	Gibi-	Gi
	10^{12}	Tera-	T	240	Tebi-	Ti
	10 ¹⁵	Peta-	P	250	Pebi-	Pi
	10^{18}	Exa-	Е	260	Exbi-	Ei
при	10^{21}	Zetta-	Z	270	Zebi-	Zi
	10 ²⁴	Yotta-	Y	280	Yobi-	Yi

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Comp